yuysh/NewInstrCalBoard_CPLD
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases 2 Wiki Activity
44 Commits 1 Branch 2 Tags
e3fa9dc9c16b7b75c2561efefbd0b17cc803a479
Commit Graph
44 Commits
This Branch
This Branch
All Branches
Author SHA1 Message Date
Jeremy Shen e3fa9dc9c1 Modify CPLD2's PMU related Pin defination. Add proper Pull UP/Down. Increase Version Number 2026-06-16 10:27:53 +08:00
Jeremy Shen fe80ae462d Feat: 
CPLD2: Add DPS Pin Definiations
 2026-06-15 18:37:47 +08:00
Jeremy Shen fd5ac5eae0 Feat: 
CPLD2: Add DPS Function
 2026-06-15 17:50:08 +08:00
Jeremy Shen 1ab71827c7 Feat: 
CPLD1: Add DPS Related Pin Defination
CPLD1: Add DPS Related Functions
Fix:
CPLD1: Remove unused pins
Improve:
CPLD1: PMU Logics
 2026-06-15 10:40:38 +08:00
yuysh c447c6a592 Bug fixes v1.1.0 2026-06-09 14:58:30 +08:00
yuysh e19adb09f9 Fix bugs and Unify the PMU_OC logic 2026-06-09 11:41:21 +08:00
yuysh 092cad794c Remove unecessary code in CPLD1 
Unify PMU_OC_* logic in CPLD2
 2026-06-08 18:14:44 +08:00
Jeremy Shen 1d92e2c53e Add DC Relay Control Logic 2026-06-08 15:44:24 +08:00
Jeremy Shen 61076299a0 Add SPI testbench 2026-06-08 10:14:17 +08:00
yuysh 4fd22c4919 Add Channel Naming for CPLD2 2026-06-08 09:53:57 +08:00
yuysh 0c9843f9c8 Fix CPLD1 Rx_T 2026-06-08 09:51:25 +08:00
yuysh c828a3b019 Make the CPLD_Con more readable 2026-06-06 15:33:24 +08:00
yuysh 36e6eb5768 Unify the OC_Con logic 2026-06-05 16:49:20 +08:00
yuysh 607b43837d Fix RC_RLSel Shifting logic(2/?) 2026-06-02 18:33:16 +08:00
yuysh 9f47d03477 Merge branch 'master' of http://mkb.local:3000/yuysh/NewInstrCalBoard_CPLD 2026-06-02 17:27:06 +08:00
Jeremy Shen ff4d6a10cc Fix RC_RLSel Shifting logic 2026-06-02 17:21:32 +08:00
yuysh 2301ab9405 Fix version code for CPLD3 2026-06-02 14:50:29 +08:00
yuysh fa41cd029f Fix MISO logic for CPLD2 & CPLD3 2026-06-02 14:50:13 +08:00
Jeremy Shen ed3fbd7cf5 Fix the SPI MISO logic 
Modify the tb to make it easier from all aspects
 2026-06-02 11:23:34 +08:00
Jeremy Shen 070ad1c768 Merge branch 'master' of http://mkb.local:3000/yuysh/NewInstrCalBoard_CPLD 2026-06-01 18:03:33 +08:00
Jeremy Shen 34b8bdbdd8 Add SPI_Reg testbench 2026-06-01 18:03:16 +08:00
yuysh 263eb9f16d TODO: Fix MISO logic (1/?) 2026-06-01 16:20:38 +08:00
yuysh 8f65c6908d Change RC_RLSel logic 2026-06-01 16:19:58 +08:00
Jeremy Shen e60d56dd26 Change MISO logic 2026-06-01 14:44:18 +08:00
Jeremy Shen 5b949c6b63 Fix MISO Logic 2026-06-01 12:37:02 +08:00
yuysh 54a64ec222 Bug fixes for all CPLDs 2026-05-29 18:31:27 +08:00
Jeremy Shen b3eef70c28 CPLD1 fix DMM & OC shifting logic 2026-05-29 17:42:08 +08:00
yuysh 3e722a7f15 Modify simulation files 2026-05-29 16:32:58 +08:00
yuysh 611945be04 Update CPLD1 output 2026-05-28 10:41:58 +08:00
yuysh da61ebe108 Update ignored items 2026-05-28 10:41:25 +08:00
yuysh 8de946787c CPLD1 debug logic too large, delete some signals 2026-05-28 10:29:27 +08:00
Jeremy Shen bf6769d814 gitignore fix 2026-05-28 10:25:03 +08:00
yuysh 48629141a8 Update gitignore 2026-05-28 10:04:31 +08:00
Jeremy Shen 0a3d8b77ab Merge branch 'master' of http://mkb.local:3000/yuysh/NewInstrCalBoard_CPLD 2026-05-28 09:31:59 +08:00
Jeremy Shen 9ae77f3dbf Add debug.rvs 2026-05-28 09:31:03 +08:00
Jeremy Shen 0d6272e7c9 Update gitignore again 2026-05-28 09:30:38 +08:00
Jeremy Shen b578b3c8c7 Update gitignore again 2026-05-28 09:29:35 +08:00
Jeremy Shen 81e230066e Update gitignore 2026-05-27 17:40:07 +08:00
Jeremy Shen e3d13b3a43 Merge branch 'master' of http://mkb.local:3000/yuysh/NewInstrCalBoard_CPLD 2026-05-27 17:28:48 +08:00
Jeremy Shen 2c6716e5eb Init Repo 2026-05-27 17:25:48 +08:00
Jeremy Shen fe2e5a3fdc Update the .gitignore 2026-05-27 17:25:34 +08:00
Jeremy Shen 6a7e7df258 Init Repo 2026-05-27 16:52:05 +08:00
Jeremy Shen d1d389aa93 Update the .gitignore 2026-05-27 16:51:56 +08:00
Jeremy Shen ac7e054345 Add .gitignore 2026-05-27 16:25:28 +08:00