yuysh/NewInstrCalBoard_CPLD
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases 2 Wiki Activity
27 Commits 1 Branch 2 Tags
ff4d6a10cc66d4ac558b91ed4243e0c66219e3d5
T
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Jeremy Shen ff4d6a10cc Fix RC_RLSel Shifting logic
2026-06-02 17:21:32 +08:00
CPLD1
Fix RC_RLSel Shifting logic
2026-06-02 17:21:32 +08:00
CPLD2
Change MISO logic
2026-06-01 14:44:18 +08:00
CPLD3
Change MISO logic
2026-06-01 14:44:18 +08:00
.gitignore
Update ignored items
2026-05-28 10:41:25 +08:00
S
Description
新仪表校准版CPLD仓库
3.3 MiB
Releases 2
v1.1.2
Latest
2026-06-16 07:01:32 +00:00
Languages
Verilog 49.3%
SystemVerilog 38.9%
TeX 11.8%