Jeremy Shen ed3fbd7cf5 Fix the SPI MISO logic ...

Modify the tb to make it easier from all aspects

2026-06-02 11:23:34 +08:00

CPLD1

Fix the SPI MISO logic

2026-06-02 11:23:34 +08:00

CPLD2

Change MISO logic

2026-06-01 14:44:18 +08:00

CPLD3

Change MISO logic

2026-06-01 14:44:18 +08:00

.gitignore

Update ignored items

2026-05-28 10:41:25 +08:00

S

Description

新仪表校准版CPLD仓库

3.3 MiB

Releases 2

v1.1.2

Latest

2026-06-16 07:01:32 +00:00

Languages

Verilog 49.3%

SystemVerilog 38.9%

TeX 11.8%