yuysh
|
8f65c6908d
|
Change RC_RLSel logic
|
2026-06-01 16:19:58 +08:00 |
|
Jeremy Shen
|
e60d56dd26
|
Change MISO logic
|
2026-06-01 14:44:18 +08:00 |
|
Jeremy Shen
|
5b949c6b63
|
Fix MISO Logic
|
2026-06-01 12:37:02 +08:00 |
|
yuysh
|
54a64ec222
|
Bug fixes for all CPLDs
|
2026-05-29 18:31:27 +08:00 |
|
Jeremy Shen
|
b3eef70c28
|
CPLD1 fix DMM & OC shifting logic
|
2026-05-29 17:42:08 +08:00 |
|
yuysh
|
3e722a7f15
|
Modify simulation files
|
2026-05-29 16:32:58 +08:00 |
|
yuysh
|
611945be04
|
Update CPLD1 output
|
2026-05-28 10:41:58 +08:00 |
|
yuysh
|
da61ebe108
|
Update ignored items
|
2026-05-28 10:41:25 +08:00 |
|
yuysh
|
8de946787c
|
CPLD1 debug logic too large, delete some signals
|
2026-05-28 10:29:27 +08:00 |
|
Jeremy Shen
|
bf6769d814
|
gitignore fix
|
2026-05-28 10:25:03 +08:00 |
|
yuysh
|
48629141a8
|
Update gitignore
|
2026-05-28 10:04:31 +08:00 |
|
Jeremy Shen
|
0a3d8b77ab
|
Merge branch 'master' of http://mkb.local:3000/yuysh/NewInstrCalBoard_CPLD
|
2026-05-28 09:31:59 +08:00 |
|
Jeremy Shen
|
9ae77f3dbf
|
Add debug.rvs
|
2026-05-28 09:31:03 +08:00 |
|
Jeremy Shen
|
0d6272e7c9
|
Update gitignore again
|
2026-05-28 09:30:38 +08:00 |
|
Jeremy Shen
|
b578b3c8c7
|
Update gitignore again
|
2026-05-28 09:29:35 +08:00 |
|
Jeremy Shen
|
81e230066e
|
Update gitignore
|
2026-05-27 17:40:07 +08:00 |
|
Jeremy Shen
|
e3d13b3a43
|
Merge branch 'master' of http://mkb.local:3000/yuysh/NewInstrCalBoard_CPLD
|
2026-05-27 17:28:48 +08:00 |
|
Jeremy Shen
|
2c6716e5eb
|
Init Repo
|
2026-05-27 17:25:48 +08:00 |
|
Jeremy Shen
|
fe2e5a3fdc
|
Update the .gitignore
|
2026-05-27 17:25:34 +08:00 |
|
Jeremy Shen
|
6a7e7df258
|
Init Repo
|
2026-05-27 16:52:05 +08:00 |
|
Jeremy Shen
|
d1d389aa93
|
Update the .gitignore
|
2026-05-27 16:51:56 +08:00 |
|
Jeremy Shen
|
ac7e054345
|
Add .gitignore
|
2026-05-27 16:25:28 +08:00 |
|