7 Commits

This Branch

This Branch

All Branches

Author	SHA1	Message	Date
yuysh	8f65c6908d	Change RC_RLSel logic	2026-06-01 16:19:58 +08:00
yuysh	54a64ec222	Bug fixes for all CPLDs	2026-05-29 18:31:27 +08:00
yuysh	3e722a7f15	Modify simulation files	2026-05-29 16:32:58 +08:00
yuysh	611945be04	Update CPLD1 output	2026-05-28 10:41:58 +08:00
yuysh	da61ebe108	Update ignored items	2026-05-28 10:41:25 +08:00
yuysh	8de946787c	CPLD1 debug logic too large, delete some signals	2026-05-28 10:29:27 +08:00
yuysh	48629141a8	Update gitignore	2026-05-28 10:04:31 +08:00