Modify simulation files
This commit is contained in:
+38
-84
@@ -1,7 +1,7 @@
|
||||
<Project ModBy="Inserter" SigType="0" Name="C:/Users/testrong/Documents/Work/NewInstrCalBoard/2.FW/CPLD/CPLD1/debug.rvl" Date="2026-05-28">
|
||||
<Project ModBy="Inserter" SigType="0" Name="C:/Users/testrong/Documents/Work/NewInstrCalBoard/2.FW/CPLD/CPLD1/debug.rvl" Date="2026-05-29">
|
||||
<IP Version="1_6_042617"/>
|
||||
<Design DesignEntry="Schematic/Verilog HDL" Synthesis="synplify" DeviceFamily="MachXO2" DesignName="NewExtIns_CPLD1"/>
|
||||
<Core InsertDataset="0" Insert="1" Reveal_sig="695772961" Name="RelayConTop_LA0" ID="0">
|
||||
<Core InsertDataset="0" Insert="1" Reveal_sig="695925353" Name="RelayConTop_LA0" ID="0">
|
||||
<Setting>
|
||||
<Clock SampleClk="i_sys_clk" SampleEnable="0" EnableClk="" EnableClk_Pri="0"/>
|
||||
<TraceBuffer Implementation="0" BitTimeStamp="0" hasTimeStamp="0" IncTrigSig="0" BufferDepth="2048"/>
|
||||
@@ -12,9 +12,7 @@
|
||||
</Setting>
|
||||
<Dataset Name="Base">
|
||||
<Trace>
|
||||
<Sig Type="SIG" Name="BUS_Con_1/i_cs"/>
|
||||
<Sig Type="SIG" Name="BUS_Con_1/i_mosi"/>
|
||||
<Sig Type="SIG" Name="BUS_Con_1/i_sclk"/>
|
||||
<Sig Type="SIG" Name="i_rst_n"/>
|
||||
<Sig Type="SIG" Name="BUS_Con_1/err_flag"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/err_flag"/>
|
||||
<Sig Type="SIG" Name="CPLD_Reg_1/err_flag"/>
|
||||
@@ -45,88 +43,44 @@
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con1:22"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con1:23"/>
|
||||
</Bus>
|
||||
<Bus Name="CPLD_Con_1/i_DC_Con2">
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con2:0"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con2:1"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con2:2"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con2:3"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con2:4"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con2:5"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con2:6"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con2:7"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con2:8"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con2:9"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con2:10"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con2:11"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con2:12"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con2:13"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con2:14"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con2:15"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con2:16"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con2:17"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con2:18"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con2:19"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con2:20"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con2:21"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con2:22"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con2:23"/>
|
||||
</Bus>
|
||||
<Bus Name="CPLD_Con_1/i_DC_Con3">
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con3:0"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con3:1"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con3:2"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con3:3"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con3:4"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con3:5"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con3:6"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con3:7"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con3:8"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con3:9"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con3:10"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con3:11"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con3:12"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con3:13"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con3:14"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con3:15"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con3:16"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con3:17"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con3:18"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con3:19"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con3:20"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con3:21"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con3:22"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con3:23"/>
|
||||
</Bus>
|
||||
<Bus Name="CPLD_Con_1/i_DC_Con4">
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con4:0"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con4:1"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con4:2"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con4:3"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con4:4"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con4:5"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con4:6"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con4:7"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con4:8"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con4:9"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con4:10"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con4:11"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con4:12"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con4:13"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con4:14"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con4:15"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con4:16"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con4:17"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con4:18"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con4:19"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con4:20"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con4:21"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con4:22"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con4:23"/>
|
||||
<Bus Name="PMU_OC_1">
|
||||
<Sig Type="SIG" Name="PMU_OC_1:0"/>
|
||||
<Sig Type="SIG" Name="PMU_OC_1:1"/>
|
||||
<Sig Type="SIG" Name="PMU_OC_1:2"/>
|
||||
<Sig Type="SIG" Name="PMU_OC_1:3"/>
|
||||
<Sig Type="SIG" Name="PMU_OC_1:4"/>
|
||||
<Sig Type="SIG" Name="PMU_OC_1:5"/>
|
||||
<Sig Type="SIG" Name="PMU_OC_1:6"/>
|
||||
<Sig Type="SIG" Name="PMU_OC_1:7"/>
|
||||
<Sig Type="SIG" Name="PMU_OC_1:8"/>
|
||||
<Sig Type="SIG" Name="PMU_OC_1:9"/>
|
||||
<Sig Type="SIG" Name="PMU_OC_1:10"/>
|
||||
<Sig Type="SIG" Name="PMU_OC_1:11"/>
|
||||
<Sig Type="SIG" Name="PMU_OC_1:12"/>
|
||||
<Sig Type="SIG" Name="PMU_OC_1:13"/>
|
||||
<Sig Type="SIG" Name="PMU_OC_1:14"/>
|
||||
<Sig Type="SIG" Name="PMU_OC_1:15"/>
|
||||
<Sig Type="SIG" Name="PMU_OC_1:16"/>
|
||||
<Sig Type="SIG" Name="PMU_OC_1:17"/>
|
||||
<Sig Type="SIG" Name="PMU_OC_1:18"/>
|
||||
<Sig Type="SIG" Name="PMU_OC_1:19"/>
|
||||
<Sig Type="SIG" Name="PMU_OC_1:20"/>
|
||||
<Sig Type="SIG" Name="PMU_OC_1:21"/>
|
||||
<Sig Type="SIG" Name="PMU_OC_1:22"/>
|
||||
<Sig Type="SIG" Name="PMU_OC_1:23"/>
|
||||
<Sig Type="SIG" Name="PMU_OC_1:24"/>
|
||||
<Sig Type="SIG" Name="PMU_OC_1:25"/>
|
||||
<Sig Type="SIG" Name="PMU_OC_1:26"/>
|
||||
<Sig Type="SIG" Name="PMU_OC_1:27"/>
|
||||
<Sig Type="SIG" Name="PMU_OC_1:28"/>
|
||||
<Sig Type="SIG" Name="PMU_OC_1:29"/>
|
||||
<Sig Type="SIG" Name="PMU_OC_1:30"/>
|
||||
<Sig Type="SIG" Name="PMU_OC_1:31"/>
|
||||
</Bus>
|
||||
</Trace>
|
||||
<Trigger>
|
||||
<TU Serialbits="0" Type="0" ID="1" Sig="i_cs,"/>
|
||||
<TU Serialbits="0" Type="0" ID="2" Sig="i_sclk,"/>
|
||||
<TU Serialbits="0" Type="0" ID="1" Sig="i_rst_n,"/>
|
||||
<TU Serialbits="0" Type="0" ID="2" Sig="CPLD_Con_1/i_con_exec,"/>
|
||||
<TE MaxSequence="2" MaxEvnCnt="1" ID="1" Resource="0"/>
|
||||
<TE MaxSequence="2" MaxEvnCnt="1" ID="2" Resource="0"/>
|
||||
</Trigger>
|
||||
|
||||
Reference in New Issue
Block a user