yuysh/NewInstrCalBoard_CPLD
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases 2 Wiki Activity

Add Support for RLoad Open

Browse Source
This commit is contained in:
yuysh
2026-06-18 10:50:39 +08:00
parent 2431906630
commit 0d459342ae
7 changed files with 53363 additions and 42494 deletions
Download Patch File Download Diff File Expand all files Collapse all files
CPLD1/CPLD1_Debug.svf
+1063 -14
View File
File diff suppressed because one or more lines are too long
CPLD1/CPLD_Con.v
+4 -4
View File
@@ -305,7 +305,7 @@ module CPLD_Con (
RC_LOFS <= 2'b10;
end
//Sanity Check
if ((i_DC_Con1[21:17] < 1) || (i_DC_Con1[21:17] > 18)) begin
if (i_DC_Con1[21:17] > 18) begin
err_flag <= 1'b1;
end
else begin
@@ -347,7 +347,7 @@ module CPLD_Con (
RC_LOFS <= 2'b10;
end
//Sanity Check
if ((i_DC_Con2[21:17] < 1) || (i_DC_Con2[21:17] > 18)) begin
if (i_DC_Con2[21:17] > 18) begin
err_flag <= 1'b1;
end
else begin
@@ -389,7 +389,7 @@ module CPLD_Con (
RC_LOFS <= 2'b10;
end
//Sanity Check
if ((i_DC_Con3[21:17] < 1) || (i_DC_Con3[21:17] > 18)) begin
if (i_DC_Con3[21:17] > 18) begin
err_flag <= 1'b1;
end
else begin
@@ -431,7 +431,7 @@ module CPLD_Con (
RC_LOFS <= 2'b10;
end
//Sanity Check
if ((i_DC_Con4[21:17] < 1) || (i_DC_Con4[21:17] > 18)) begin
if (i_DC_Con4[21:17] > 18) begin
err_flag <= 1'b1;
end
else begin
CPLD1/debug.rvl
+155 -75
View File
@@ -1,7 +1,7 @@
<Project ModBy="Inserter" SigType="0" Name="C:/Users/testrong/Documents/Work/NewInstrCalBoard/2.FW/CPLD/CPLD1/debug.rvl" Date="2026-06-16">
<Project ModBy="Inserter" SigType="0" Name="C:/Users/testrong/Documents/Work/NewInstrCalBoard/2.FW/CPLD/CPLD1/debug.rvl" Date="2026-06-18">
<IP Version="1_6_042617"/>
<Design DesignEntry="Schematic/Verilog HDL" Synthesis="synplify" DeviceFamily="MachXO2" DesignName="NewExtIns_CPLD1"/>
<Core InsertDataset="0" Insert="1" Reveal_sig="698409536" Name="RelayConTop_LA0" ID="0">
<Core InsertDataset="0" Insert="1" Reveal_sig="698655953" Name="RelayConTop_LA0" ID="0">
<Setting>
<Clock SampleClk="i_sys_clk" SampleEnable="0" EnableClk="" EnableClk_Pri="0"/>
<TraceBuffer Implementation="0" BitTimeStamp="0" hasTimeStamp="0" IncTrigSig="0" BufferDepth="1024"/>
@@ -12,6 +12,159 @@
</Setting>
<Dataset Name="Base">
<Trace>
<Bus Name="CPLD_Con_1/RC_RLShifter1">
<Sig Type="SIG" Name="CPLD_Con_1/RC_RLShifter1:0"/>
<Sig Type="SIG" Name="CPLD_Con_1/RC_RLShifter1:1"/>
<Sig Type="SIG" Name="CPLD_Con_1/RC_RLShifter1:2"/>
<Sig Type="SIG" Name="CPLD_Con_1/RC_RLShifter1:3"/>
<Sig Type="SIG" Name="CPLD_Con_1/RC_RLShifter1:4"/>
</Bus>
<Bus Name="RC_RLSel">
<Sig Type="SIG" Name="RC_RLSel:0"/>
<Sig Type="SIG" Name="RC_RLSel:1"/>
<Sig Type="SIG" Name="RC_RLSel:2"/>
<Sig Type="SIG" Name="RC_RLSel:3"/>
<Sig Type="SIG" Name="RC_RLSel:4"/>
<Sig Type="SIG" Name="RC_RLSel:5"/>
<Sig Type="SIG" Name="RC_RLSel:6"/>
<Sig Type="SIG" Name="RC_RLSel:7"/>
<Sig Type="SIG" Name="RC_RLSel:8"/>
<Sig Type="SIG" Name="RC_RLSel:9"/>
<Sig Type="SIG" Name="RC_RLSel:10"/>
<Sig Type="SIG" Name="RC_RLSel:11"/>
<Sig Type="SIG" Name="RC_RLSel:12"/>
<Sig Type="SIG" Name="RC_RLSel:13"/>
<Sig Type="SIG" Name="RC_RLSel:14"/>
<Sig Type="SIG" Name="RC_RLSel:15"/>
<Sig Type="SIG" Name="RC_RLSel:16"/>
<Sig Type="SIG" Name="RC_RLSel:17"/>
</Bus>
<Bus Name="DC_Con1">
<Sig Type="SIG" Name="DC_Con1:0"/>
<Sig Type="SIG" Name="DC_Con1:1"/>
<Sig Type="SIG" Name="DC_Con1:2"/>
<Sig Type="SIG" Name="DC_Con1:3"/>
<Sig Type="SIG" Name="DC_Con1:4"/>
<Sig Type="SIG" Name="DC_Con1:5"/>
<Sig Type="SIG" Name="DC_Con1:6"/>
<Sig Type="SIG" Name="DC_Con1:7"/>
<Sig Type="SIG" Name="DC_Con1:8"/>
<Sig Type="SIG" Name="DC_Con1:9"/>
<Sig Type="SIG" Name="DC_Con1:10"/>
<Sig Type="SIG" Name="DC_Con1:11"/>
<Sig Type="SIG" Name="DC_Con1:12"/>
<Sig Type="SIG" Name="DC_Con1:13"/>
<Sig Type="SIG" Name="DC_Con1:14"/>
<Sig Type="SIG" Name="DC_Con1:15"/>
<Sig Type="SIG" Name="DC_Con1:16"/>
<Sig Type="SIG" Name="DC_Con1:17"/>
<Sig Type="SIG" Name="DC_Con1:18"/>
<Sig Type="SIG" Name="DC_Con1:19"/>
<Sig Type="SIG" Name="DC_Con1:20"/>
<Sig Type="SIG" Name="DC_Con1:21"/>
<Sig Type="SIG" Name="DC_Con1:22"/>
<Sig Type="SIG" Name="DC_Con1:23"/>
</Bus>
<Bus Name="DC_Con2">
<Sig Type="SIG" Name="DC_Con2:0"/>
<Sig Type="SIG" Name="DC_Con2:1"/>
<Sig Type="SIG" Name="DC_Con2:2"/>
<Sig Type="SIG" Name="DC_Con2:3"/>
<Sig Type="SIG" Name="DC_Con2:4"/>
<Sig Type="SIG" Name="DC_Con2:5"/>
<Sig Type="SIG" Name="DC_Con2:6"/>
<Sig Type="SIG" Name="DC_Con2:7"/>
<Sig Type="SIG" Name="DC_Con2:8"/>
<Sig Type="SIG" Name="DC_Con2:9"/>
<Sig Type="SIG" Name="DC_Con2:10"/>
<Sig Type="SIG" Name="DC_Con2:11"/>
<Sig Type="SIG" Name="DC_Con2:12"/>
<Sig Type="SIG" Name="DC_Con2:13"/>
<Sig Type="SIG" Name="DC_Con2:14"/>
<Sig Type="SIG" Name="DC_Con2:15"/>
<Sig Type="SIG" Name="DC_Con2:16"/>
<Sig Type="SIG" Name="DC_Con2:17"/>
<Sig Type="SIG" Name="DC_Con2:18"/>
<Sig Type="SIG" Name="DC_Con2:19"/>
<Sig Type="SIG" Name="DC_Con2:20"/>
<Sig Type="SIG" Name="DC_Con2:21"/>
<Sig Type="SIG" Name="DC_Con2:22"/>
<Sig Type="SIG" Name="DC_Con2:23"/>
</Bus>
<Bus Name="DC_Con3">
<Sig Type="SIG" Name="DC_Con3:0"/>
<Sig Type="SIG" Name="DC_Con3:1"/>
<Sig Type="SIG" Name="DC_Con3:2"/>
<Sig Type="SIG" Name="DC_Con3:3"/>
<Sig Type="SIG" Name="DC_Con3:4"/>
<Sig Type="SIG" Name="DC_Con3:5"/>
<Sig Type="SIG" Name="DC_Con3:6"/>
<Sig Type="SIG" Name="DC_Con3:7"/>
<Sig Type="SIG" Name="DC_Con3:8"/>
<Sig Type="SIG" Name="DC_Con3:9"/>
<Sig Type="SIG" Name="DC_Con3:10"/>
<Sig Type="SIG" Name="DC_Con3:11"/>
<Sig Type="SIG" Name="DC_Con3:12"/>
<Sig Type="SIG" Name="DC_Con3:13"/>
<Sig Type="SIG" Name="DC_Con3:14"/>
<Sig Type="SIG" Name="DC_Con3:15"/>
<Sig Type="SIG" Name="DC_Con3:16"/>
<Sig Type="SIG" Name="DC_Con3:17"/>
<Sig Type="SIG" Name="DC_Con3:18"/>
<Sig Type="SIG" Name="DC_Con3:19"/>
<Sig Type="SIG" Name="DC_Con3:20"/>
<Sig Type="SIG" Name="DC_Con3:21"/>
<Sig Type="SIG" Name="DC_Con3:22"/>
<Sig Type="SIG" Name="DC_Con3:23"/>
</Bus>
<Bus Name="DC_Con4">
<Sig Type="SIG" Name="DC_Con4:0"/>
<Sig Type="SIG" Name="DC_Con4:1"/>
<Sig Type="SIG" Name="DC_Con4:2"/>
<Sig Type="SIG" Name="DC_Con4:3"/>
<Sig Type="SIG" Name="DC_Con4:4"/>
<Sig Type="SIG" Name="DC_Con4:5"/>
<Sig Type="SIG" Name="DC_Con4:6"/>
<Sig Type="SIG" Name="DC_Con4:7"/>
<Sig Type="SIG" Name="DC_Con4:8"/>
<Sig Type="SIG" Name="DC_Con4:9"/>
<Sig Type="SIG" Name="DC_Con4:10"/>
<Sig Type="SIG" Name="DC_Con4:11"/>
<Sig Type="SIG" Name="DC_Con4:12"/>
<Sig Type="SIG" Name="DC_Con4:13"/>
<Sig Type="SIG" Name="DC_Con4:14"/>
<Sig Type="SIG" Name="DC_Con4:15"/>
<Sig Type="SIG" Name="DC_Con4:16"/>
<Sig Type="SIG" Name="DC_Con4:17"/>
<Sig Type="SIG" Name="DC_Con4:18"/>
<Sig Type="SIG" Name="DC_Con4:19"/>
<Sig Type="SIG" Name="DC_Con4:20"/>
<Sig Type="SIG" Name="DC_Con4:21"/>
<Sig Type="SIG" Name="DC_Con4:22"/>
<Sig Type="SIG" Name="DC_Con4:23"/>
</Bus>
<Bus Name="DMM_EN">
<Sig Type="SIG" Name="DMM_EN:0"/>
<Sig Type="SIG" Name="DMM_EN:1"/>
<Sig Type="SIG" Name="DMM_EN:2"/>
<Sig Type="SIG" Name="DMM_EN:3"/>
<Sig Type="SIG" Name="DMM_EN:4"/>
<Sig Type="SIG" Name="DMM_EN:5"/>
<Sig Type="SIG" Name="DMM_EN:6"/>
<Sig Type="SIG" Name="DMM_EN:7"/>
<Sig Type="SIG" Name="DMM_EN:8"/>
<Sig Type="SIG" Name="DMM_EN:9"/>
<Sig Type="SIG" Name="DMM_EN:10"/>
<Sig Type="SIG" Name="DMM_EN:11"/>
<Sig Type="SIG" Name="DMM_EN:12"/>
<Sig Type="SIG" Name="DMM_EN:13"/>
<Sig Type="SIG" Name="DMM_EN:14"/>
<Sig Type="SIG" Name="DMM_EN:15"/>
<Sig Type="SIG" Name="DMM_EN:16"/>
<Sig Type="SIG" Name="DMM_EN:17"/>
<Sig Type="SIG" Name="DMM_EN:18"/>
</Bus>
<Sig Type="SIG" Name="DPSFS_RC1"/>
<Bus Name="DPS_FS_1">
<Sig Type="SIG" Name="DPS_FS_1:0"/>
<Sig Type="SIG" Name="DPS_FS_1:1"/>
@@ -98,79 +251,6 @@
<Sig Type="SIG" Name="FSMMC:4"/>
<Sig Type="SIG" Name="FSMMC:5"/>
</Bus>
<Sig Type="SIG" Name="DPSFS_RC1"/>
<Bus Name="o_PMU_OC_1">
<Sig Type="SIG" Name="o_PMU_OC_1:0"/>
<Sig Type="SIG" Name="o_PMU_OC_1:1"/>
<Sig Type="SIG" Name="o_PMU_OC_1:2"/>
<Sig Type="SIG" Name="o_PMU_OC_1:3"/>
<Sig Type="SIG" Name="o_PMU_OC_1:4"/>
<Sig Type="SIG" Name="o_PMU_OC_1:5"/>
<Sig Type="SIG" Name="o_PMU_OC_1:6"/>
<Sig Type="SIG" Name="o_PMU_OC_1:7"/>
<Sig Type="SIG" Name="o_PMU_OC_1:8"/>
<Sig Type="SIG" Name="o_PMU_OC_1:9"/>
<Sig Type="SIG" Name="o_PMU_OC_1:10"/>
<Sig Type="SIG" Name="o_PMU_OC_1:11"/>
<Sig Type="SIG" Name="o_PMU_OC_1:12"/>
<Sig Type="SIG" Name="o_PMU_OC_1:13"/>
<Sig Type="SIG" Name="o_PMU_OC_1:14"/>
<Sig Type="SIG" Name="o_PMU_OC_1:15"/>
</Bus>
<Bus Name="o_PMU_OC_2">
<Sig Type="SIG" Name="o_PMU_OC_2:0"/>
<Sig Type="SIG" Name="o_PMU_OC_2:1"/>
<Sig Type="SIG" Name="o_PMU_OC_2:2"/>
<Sig Type="SIG" Name="o_PMU_OC_2:3"/>
<Sig Type="SIG" Name="o_PMU_OC_2:4"/>
<Sig Type="SIG" Name="o_PMU_OC_2:5"/>
<Sig Type="SIG" Name="o_PMU_OC_2:6"/>
<Sig Type="SIG" Name="o_PMU_OC_2:7"/>
<Sig Type="SIG" Name="o_PMU_OC_2:8"/>
<Sig Type="SIG" Name="o_PMU_OC_2:9"/>
<Sig Type="SIG" Name="o_PMU_OC_2:10"/>
<Sig Type="SIG" Name="o_PMU_OC_2:11"/>
<Sig Type="SIG" Name="o_PMU_OC_2:12"/>
<Sig Type="SIG" Name="o_PMU_OC_2:13"/>
<Sig Type="SIG" Name="o_PMU_OC_2:14"/>
<Sig Type="SIG" Name="o_PMU_OC_2:15"/>
</Bus>
<Bus Name="o_PMU_OC_3">
<Sig Type="SIG" Name="o_PMU_OC_3:0"/>
<Sig Type="SIG" Name="o_PMU_OC_3:1"/>
<Sig Type="SIG" Name="o_PMU_OC_3:2"/>
<Sig Type="SIG" Name="o_PMU_OC_3:3"/>
<Sig Type="SIG" Name="o_PMU_OC_3:4"/>
<Sig Type="SIG" Name="o_PMU_OC_3:5"/>
<Sig Type="SIG" Name="o_PMU_OC_3:6"/>
<Sig Type="SIG" Name="o_PMU_OC_3:7"/>
<Sig Type="SIG" Name="o_PMU_OC_3:8"/>
<Sig Type="SIG" Name="o_PMU_OC_3:9"/>
<Sig Type="SIG" Name="o_PMU_OC_3:10"/>
<Sig Type="SIG" Name="o_PMU_OC_3:11"/>
<Sig Type="SIG" Name="o_PMU_OC_3:12"/>
<Sig Type="SIG" Name="o_PMU_OC_3:13"/>
<Sig Type="SIG" Name="o_PMU_OC_3:14"/>
<Sig Type="SIG" Name="o_PMU_OC_3:15"/>
</Bus>
<Bus Name="o_PMU_OC_4">
<Sig Type="SIG" Name="o_PMU_OC_4:0"/>
<Sig Type="SIG" Name="o_PMU_OC_4:1"/>
<Sig Type="SIG" Name="o_PMU_OC_4:2"/>
<Sig Type="SIG" Name="o_PMU_OC_4:3"/>
<Sig Type="SIG" Name="o_PMU_OC_4:4"/>
<Sig Type="SIG" Name="o_PMU_OC_4:5"/>
<Sig Type="SIG" Name="o_PMU_OC_4:6"/>
<Sig Type="SIG" Name="o_PMU_OC_4:7"/>
<Sig Type="SIG" Name="o_PMU_OC_4:8"/>
<Sig Type="SIG" Name="o_PMU_OC_4:9"/>
<Sig Type="SIG" Name="o_PMU_OC_4:10"/>
<Sig Type="SIG" Name="o_PMU_OC_4:11"/>
<Sig Type="SIG" Name="o_PMU_OC_4:12"/>
<Sig Type="SIG" Name="o_PMU_OC_4:13"/>
<Sig Type="SIG" Name="o_PMU_OC_4:14"/>
<Sig Type="SIG" Name="o_PMU_OC_4:15"/>
</Bus>
</Trace>
<Trigger>
<TU Serialbits="0" Type="0" ID="1" Sig="con_exec,"/>
CPLD1/debug.rvs
+154 -74
View File
@@ -1,4 +1,4 @@
<Project ModBy="Inserter" Name="C:/Users/testrong/Documents/Work/NewInstrCalBoard/2.FW/CPLD/CPLD1/debug.rvl" Date="2026-06-16">
<Project ModBy="Inserter" Name="C:/Users/testrong/Documents/Work/NewInstrCalBoard/2.FW/CPLD/CPLD1/debug.rvl" Date="2026-06-18">
<Core Name="RelayConTop_LA0">
<Setting>
<Capture SamplesPerTrig="1" NumTrigsCap=""/>
@@ -7,6 +7,159 @@
</Setting>
<Dataset Name="Base">
<Trace>
<Bus Name="CPLD_Con_1/RC_RLShifter1" Radix="0">
<Sig Name="CPLD_Con_1/RC_RLShifter1:0"/>
<Sig Name="CPLD_Con_1/RC_RLShifter1:1"/>
<Sig Name="CPLD_Con_1/RC_RLShifter1:2"/>
<Sig Name="CPLD_Con_1/RC_RLShifter1:3"/>
<Sig Name="CPLD_Con_1/RC_RLShifter1:4"/>
</Bus>
<Bus Name="RC_RLSel" Radix="0">
<Sig Name="RC_RLSel:0"/>
<Sig Name="RC_RLSel:1"/>
<Sig Name="RC_RLSel:2"/>
<Sig Name="RC_RLSel:3"/>
<Sig Name="RC_RLSel:4"/>
<Sig Name="RC_RLSel:5"/>
<Sig Name="RC_RLSel:6"/>
<Sig Name="RC_RLSel:7"/>
<Sig Name="RC_RLSel:8"/>
<Sig Name="RC_RLSel:9"/>
<Sig Name="RC_RLSel:10"/>
<Sig Name="RC_RLSel:11"/>
<Sig Name="RC_RLSel:12"/>
<Sig Name="RC_RLSel:13"/>
<Sig Name="RC_RLSel:14"/>
<Sig Name="RC_RLSel:15"/>
<Sig Name="RC_RLSel:16"/>
<Sig Name="RC_RLSel:17"/>
</Bus>
<Bus Name="DC_Con1" Radix="0">
<Sig Name="DC_Con1:0"/>
<Sig Name="DC_Con1:1"/>
<Sig Name="DC_Con1:2"/>
<Sig Name="DC_Con1:3"/>
<Sig Name="DC_Con1:4"/>
<Sig Name="DC_Con1:5"/>
<Sig Name="DC_Con1:6"/>
<Sig Name="DC_Con1:7"/>
<Sig Name="DC_Con1:8"/>
<Sig Name="DC_Con1:9"/>
<Sig Name="DC_Con1:10"/>
<Sig Name="DC_Con1:11"/>
<Sig Name="DC_Con1:12"/>
<Sig Name="DC_Con1:13"/>
<Sig Name="DC_Con1:14"/>
<Sig Name="DC_Con1:15"/>
<Sig Name="DC_Con1:16"/>
<Sig Name="DC_Con1:17"/>
<Sig Name="DC_Con1:18"/>
<Sig Name="DC_Con1:19"/>
<Sig Name="DC_Con1:20"/>
<Sig Name="DC_Con1:21"/>
<Sig Name="DC_Con1:22"/>
<Sig Name="DC_Con1:23"/>
</Bus>
<Bus Name="DC_Con2" Radix="0">
<Sig Name="DC_Con2:0"/>
<Sig Name="DC_Con2:1"/>
<Sig Name="DC_Con2:2"/>
<Sig Name="DC_Con2:3"/>
<Sig Name="DC_Con2:4"/>
<Sig Name="DC_Con2:5"/>
<Sig Name="DC_Con2:6"/>
<Sig Name="DC_Con2:7"/>
<Sig Name="DC_Con2:8"/>
<Sig Name="DC_Con2:9"/>
<Sig Name="DC_Con2:10"/>
<Sig Name="DC_Con2:11"/>
<Sig Name="DC_Con2:12"/>
<Sig Name="DC_Con2:13"/>
<Sig Name="DC_Con2:14"/>
<Sig Name="DC_Con2:15"/>
<Sig Name="DC_Con2:16"/>
<Sig Name="DC_Con2:17"/>
<Sig Name="DC_Con2:18"/>
<Sig Name="DC_Con2:19"/>
<Sig Name="DC_Con2:20"/>
<Sig Name="DC_Con2:21"/>
<Sig Name="DC_Con2:22"/>
<Sig Name="DC_Con2:23"/>
</Bus>
<Bus Name="DC_Con3" Radix="0">
<Sig Name="DC_Con3:0"/>
<Sig Name="DC_Con3:1"/>
<Sig Name="DC_Con3:2"/>
<Sig Name="DC_Con3:3"/>
<Sig Name="DC_Con3:4"/>
<Sig Name="DC_Con3:5"/>
<Sig Name="DC_Con3:6"/>
<Sig Name="DC_Con3:7"/>
<Sig Name="DC_Con3:8"/>
<Sig Name="DC_Con3:9"/>
<Sig Name="DC_Con3:10"/>
<Sig Name="DC_Con3:11"/>
<Sig Name="DC_Con3:12"/>
<Sig Name="DC_Con3:13"/>
<Sig Name="DC_Con3:14"/>
<Sig Name="DC_Con3:15"/>
<Sig Name="DC_Con3:16"/>
<Sig Name="DC_Con3:17"/>
<Sig Name="DC_Con3:18"/>
<Sig Name="DC_Con3:19"/>
<Sig Name="DC_Con3:20"/>
<Sig Name="DC_Con3:21"/>
<Sig Name="DC_Con3:22"/>
<Sig Name="DC_Con3:23"/>
</Bus>
<Bus Name="DC_Con4" Radix="0">
<Sig Name="DC_Con4:0"/>
<Sig Name="DC_Con4:1"/>
<Sig Name="DC_Con4:2"/>
<Sig Name="DC_Con4:3"/>
<Sig Name="DC_Con4:4"/>
<Sig Name="DC_Con4:5"/>
<Sig Name="DC_Con4:6"/>
<Sig Name="DC_Con4:7"/>
<Sig Name="DC_Con4:8"/>
<Sig Name="DC_Con4:9"/>
<Sig Name="DC_Con4:10"/>
<Sig Name="DC_Con4:11"/>
<Sig Name="DC_Con4:12"/>
<Sig Name="DC_Con4:13"/>
<Sig Name="DC_Con4:14"/>
<Sig Name="DC_Con4:15"/>
<Sig Name="DC_Con4:16"/>
<Sig Name="DC_Con4:17"/>
<Sig Name="DC_Con4:18"/>
<Sig Name="DC_Con4:19"/>
<Sig Name="DC_Con4:20"/>
<Sig Name="DC_Con4:21"/>
<Sig Name="DC_Con4:22"/>
<Sig Name="DC_Con4:23"/>
</Bus>
<Bus Name="DMM_EN" Radix="0">
<Sig Name="DMM_EN:0"/>
<Sig Name="DMM_EN:1"/>
<Sig Name="DMM_EN:2"/>
<Sig Name="DMM_EN:3"/>
<Sig Name="DMM_EN:4"/>
<Sig Name="DMM_EN:5"/>
<Sig Name="DMM_EN:6"/>
<Sig Name="DMM_EN:7"/>
<Sig Name="DMM_EN:8"/>
<Sig Name="DMM_EN:9"/>
<Sig Name="DMM_EN:10"/>
<Sig Name="DMM_EN:11"/>
<Sig Name="DMM_EN:12"/>
<Sig Name="DMM_EN:13"/>
<Sig Name="DMM_EN:14"/>
<Sig Name="DMM_EN:15"/>
<Sig Name="DMM_EN:16"/>
<Sig Name="DMM_EN:17"/>
<Sig Name="DMM_EN:18"/>
</Bus>
<Sig Name="DPSFS_RC1"/>
<Bus Name="DPS_FS_1" Radix="0">
<Sig Name="DPS_FS_1:0"/>
<Sig Name="DPS_FS_1:1"/>
@@ -93,79 +246,6 @@
<Sig Name="FSMMC:4"/>
<Sig Name="FSMMC:5"/>
</Bus>
<Sig Name="DPSFS_RC1"/>
<Bus Name="o_PMU_OC_1" Radix="0">
<Sig Name="o_PMU_OC_1:0"/>
<Sig Name="o_PMU_OC_1:1"/>
<Sig Name="o_PMU_OC_1:2"/>
<Sig Name="o_PMU_OC_1:3"/>
<Sig Name="o_PMU_OC_1:4"/>
<Sig Name="o_PMU_OC_1:5"/>
<Sig Name="o_PMU_OC_1:6"/>
<Sig Name="o_PMU_OC_1:7"/>
<Sig Name="o_PMU_OC_1:8"/>
<Sig Name="o_PMU_OC_1:9"/>
<Sig Name="o_PMU_OC_1:10"/>
<Sig Name="o_PMU_OC_1:11"/>
<Sig Name="o_PMU_OC_1:12"/>
<Sig Name="o_PMU_OC_1:13"/>
<Sig Name="o_PMU_OC_1:14"/>
<Sig Name="o_PMU_OC_1:15"/>
</Bus>
<Bus Name="o_PMU_OC_2" Radix="0">
<Sig Name="o_PMU_OC_2:0"/>
<Sig Name="o_PMU_OC_2:1"/>
<Sig Name="o_PMU_OC_2:2"/>
<Sig Name="o_PMU_OC_2:3"/>
<Sig Name="o_PMU_OC_2:4"/>
<Sig Name="o_PMU_OC_2:5"/>
<Sig Name="o_PMU_OC_2:6"/>
<Sig Name="o_PMU_OC_2:7"/>
<Sig Name="o_PMU_OC_2:8"/>
<Sig Name="o_PMU_OC_2:9"/>
<Sig Name="o_PMU_OC_2:10"/>
<Sig Name="o_PMU_OC_2:11"/>
<Sig Name="o_PMU_OC_2:12"/>
<Sig Name="o_PMU_OC_2:13"/>
<Sig Name="o_PMU_OC_2:14"/>
<Sig Name="o_PMU_OC_2:15"/>
</Bus>
<Bus Name="o_PMU_OC_3" Radix="0">
<Sig Name="o_PMU_OC_3:0"/>
<Sig Name="o_PMU_OC_3:1"/>
<Sig Name="o_PMU_OC_3:2"/>
<Sig Name="o_PMU_OC_3:3"/>
<Sig Name="o_PMU_OC_3:4"/>
<Sig Name="o_PMU_OC_3:5"/>
<Sig Name="o_PMU_OC_3:6"/>
<Sig Name="o_PMU_OC_3:7"/>
<Sig Name="o_PMU_OC_3:8"/>
<Sig Name="o_PMU_OC_3:9"/>
<Sig Name="o_PMU_OC_3:10"/>
<Sig Name="o_PMU_OC_3:11"/>
<Sig Name="o_PMU_OC_3:12"/>
<Sig Name="o_PMU_OC_3:13"/>
<Sig Name="o_PMU_OC_3:14"/>
<Sig Name="o_PMU_OC_3:15"/>
</Bus>
<Bus Name="o_PMU_OC_4" Radix="0">
<Sig Name="o_PMU_OC_4:0"/>
<Sig Name="o_PMU_OC_4:1"/>
<Sig Name="o_PMU_OC_4:2"/>
<Sig Name="o_PMU_OC_4:3"/>
<Sig Name="o_PMU_OC_4:4"/>
<Sig Name="o_PMU_OC_4:5"/>
<Sig Name="o_PMU_OC_4:6"/>
<Sig Name="o_PMU_OC_4:7"/>
<Sig Name="o_PMU_OC_4:8"/>
<Sig Name="o_PMU_OC_4:9"/>
<Sig Name="o_PMU_OC_4:10"/>
<Sig Name="o_PMU_OC_4:11"/>
<Sig Name="o_PMU_OC_4:12"/>
<Sig Name="o_PMU_OC_4:13"/>
<Sig Name="o_PMU_OC_4:14"/>
<Sig Name="o_PMU_OC_4:15"/>
</Bus>
</Trace>
<Trigger>
<TU Operator="6" Name="TU1" ID="1" Value="0" Radix="0"/>
CPLD1/impl1/NewExtIns_CPLD1_impl1.jed
+3968 -3968
View File
File diff suppressed because it is too large Load Diff
CPLD1/impl1/NewExtIns_CPLD1_impl1_mapvo.vo
+48018 -38358
View File
File diff suppressed because it is too large Load Diff
CPLD1/impl1/NewExtIns_CPLD1_impl1_synplify.lpf
+1 -1
View File
@@ -1,5 +1,5 @@
#
# Logical Preferences generated for Lattice by Synplify map202309lat, Build 191R.
# Logical Preferences generated for Lattice by Synplify map202303lat, Build 132R.
#
# Period Constraints