yuysh/NewInstrCalBoard_CPLD
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases 2 Wiki Activity

Compare commits

base: yuysh/NewInstrCalBoard_CPLD:4fd22c4919d4175b118b64331f7e3f2729688ab6
Branches Tags
yuysh/NewInstrCalBoard_CPLD:master
yuysh/NewInstrCalBoard_CPLD:v1.1.2 yuysh/NewInstrCalBoard_CPLD:v1.1.0
...
compare: yuysh/NewInstrCalBoard_CPLD:v1.1.2
Branches Tags
yuysh/NewInstrCalBoard_CPLD:master
yuysh/NewInstrCalBoard_CPLD:v1.1.2 yuysh/NewInstrCalBoard_CPLD:v1.1.0
11 Commits
4fd22c4919 ... v1.1.2
Author SHA1 Message Date
yuysh 37228e2bac Fix CPLD1: PMU Logic bug 2026-06-16 14:59:46 +08:00
yuysh f0f42f0204 Fix version typo 2026-06-16 10:32:26 +08:00
Jeremy Shen e3fa9dc9c1 Modify CPLD2's PMU related Pin defination. Add proper Pull UP/Down. Increase Version Number 2026-06-16 10:27:53 +08:00
Jeremy Shen fe80ae462d Feat: 
CPLD2: Add DPS Pin Definiations
 2026-06-15 18:37:47 +08:00
Jeremy Shen fd5ac5eae0 Feat: 
CPLD2: Add DPS Function
 2026-06-15 17:50:08 +08:00
Jeremy Shen 1ab71827c7 Feat: 
CPLD1: Add DPS Related Pin Defination
CPLD1: Add DPS Related Functions
Fix:
CPLD1: Remove unused pins
Improve:
CPLD1: PMU Logics
 2026-06-15 10:40:38 +08:00
yuysh c447c6a592 Bug fixes 2026-06-09 14:58:30 +08:00
yuysh e19adb09f9 Fix bugs and Unify the PMU_OC logic 2026-06-09 11:41:21 +08:00
yuysh 092cad794c Remove unecessary code in CPLD1 
Unify PMU_OC_* logic in CPLD2
 2026-06-08 18:14:44 +08:00
Jeremy Shen 1d92e2c53e Add DC Relay Control Logic 2026-06-08 15:44:24 +08:00
Jeremy Shen 61076299a0 Add SPI testbench 2026-06-08 10:14:17 +08:00
28 changed files with 75269 additions and 33442 deletions
Expand all files Collapse all files
CPLD1/CPLD1_Debug.rva
+95 -70
View File
@@ -28,82 +28,107 @@
<TraceSigTreeData> <TraceSigTreeData>
<TraceSignal IsHidden="false" Name="BUS_Con_1/i_cs" NodeType="0" PortIndex="0"/> <TraceSignal IsHidden="false" Name="BUS_Con_1/i_cs" NodeType="0" PortIndex="0"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/i_sclk" NodeType="0" PortIndex="1"/> <TraceSignal IsHidden="false" Name="BUS_Con_1/i_sclk" NodeType="0" PortIndex="1"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/addr_out" NodeType="1" PortIndex="2"> <TraceSignal IsHidden="false" Name="BUS_Con_1/i_mosi" NodeType="0" PortIndex="2"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/bit_cnt" NodeType="1" PortIndex="3">
<BusRadix Radix="0"/> <BusRadix Radix="0"/>
<IsExpanded Expand="false"/> <IsExpanded Expand="false"/>
</TraceSignal> </TraceSignal>
<TraceSignal IsHidden="false" Name="BUS_Con_1/addr_out:0" NodeType="2" PortIndex="2"/> <TraceSignal IsHidden="false" Name="BUS_Con_1/bit_cnt:0" NodeType="2" PortIndex="3"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/addr_out:1" NodeType="2" PortIndex="3"/> <TraceSignal IsHidden="false" Name="BUS_Con_1/bit_cnt:1" NodeType="2" PortIndex="4"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/addr_out:2" NodeType="2" PortIndex="4"/> <TraceSignal IsHidden="false" Name="BUS_Con_1/bit_cnt:2" NodeType="2" PortIndex="5"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/addr_out:3" NodeType="2" PortIndex="5"/> <TraceSignal IsHidden="false" Name="BUS_Con_1/bit_cnt:3" NodeType="2" PortIndex="6"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/addr_out:4" NodeType="2" PortIndex="6"/> <TraceSignal IsHidden="false" Name="BUS_Con_1/bit_cnt:4" NodeType="2" PortIndex="7"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/addr_out:5" NodeType="2" PortIndex="7"/> <TraceSignal IsHidden="false" Name="BUS_Con_1/bit_cnt:5" NodeType="2" PortIndex="8"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/addr_out:6" NodeType="2" PortIndex="8"/> <TraceSignal IsHidden="false" Name="BUS_Con_1/recv_reg" NodeType="1" PortIndex="9">
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift" NodeType="1" PortIndex="9">
<BusRadix Radix="3"/>
<IsExpanded Expand="false"/>
</TraceSignal>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:0" NodeType="2" PortIndex="9"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:1" NodeType="2" PortIndex="10"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:2" NodeType="2" PortIndex="11"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:3" NodeType="2" PortIndex="12"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:4" NodeType="2" PortIndex="13"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:5" NodeType="2" PortIndex="14"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:6" NodeType="2" PortIndex="15"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:7" NodeType="2" PortIndex="16"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:8" NodeType="2" PortIndex="17"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:9" NodeType="2" PortIndex="18"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:10" NodeType="2" PortIndex="19"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:11" NodeType="2" PortIndex="20"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:12" NodeType="2" PortIndex="21"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:13" NodeType="2" PortIndex="22"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:14" NodeType="2" PortIndex="23"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:15" NodeType="2" PortIndex="24"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:16" NodeType="2" PortIndex="25"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:17" NodeType="2" PortIndex="26"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:18" NodeType="2" PortIndex="27"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:19" NodeType="2" PortIndex="28"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:20" NodeType="2" PortIndex="29"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:21" NodeType="2" PortIndex="30"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:22" NodeType="2" PortIndex="31"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:23" NodeType="2" PortIndex="32"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:24" NodeType="2" PortIndex="33"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:25" NodeType="2" PortIndex="34"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:26" NodeType="2" PortIndex="35"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:27" NodeType="2" PortIndex="36"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:28" NodeType="2" PortIndex="37"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:29" NodeType="2" PortIndex="38"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:30" NodeType="2" PortIndex="39"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:31" NodeType="2" PortIndex="40"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/o_miso" NodeType="0" PortIndex="41"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/i_rdata" NodeType="1" PortIndex="42">
<BusRadix Radix="0"/> <BusRadix Radix="0"/>
<IsExpanded Expand="false"/> <IsExpanded Expand="false"/>
</TraceSignal> </TraceSignal>
<TraceSignal IsHidden="false" Name="BUS_Con_1/i_rdata:0" NodeType="2" PortIndex="42"/> <TraceSignal IsHidden="false" Name="BUS_Con_1/recv_reg:24" NodeType="2" PortIndex="9"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/i_rdata:1" NodeType="2" PortIndex="43"/> <TraceSignal IsHidden="false" Name="BUS_Con_1/recv_reg:25" NodeType="2" PortIndex="10"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/i_rdata:2" NodeType="2" PortIndex="44"/> <TraceSignal IsHidden="false" Name="BUS_Con_1/recv_reg:26" NodeType="2" PortIndex="11"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/i_rdata:3" NodeType="2" PortIndex="45"/> <TraceSignal IsHidden="false" Name="BUS_Con_1/recv_reg:27" NodeType="2" PortIndex="12"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/i_rdata:4" NodeType="2" PortIndex="46"/> <TraceSignal IsHidden="false" Name="BUS_Con_1/recv_reg:28" NodeType="2" PortIndex="13"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/i_rdata:5" NodeType="2" PortIndex="47"/> <TraceSignal IsHidden="false" Name="BUS_Con_1/recv_reg:29" NodeType="2" PortIndex="14"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/i_rdata:6" NodeType="2" PortIndex="48"/> <TraceSignal IsHidden="false" Name="BUS_Con_1/recv_reg:30" NodeType="2" PortIndex="15"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/i_rdata:7" NodeType="2" PortIndex="49"/> <TraceSignal IsHidden="false" Name="BUS_Con_1/recv_reg:31" NodeType="2" PortIndex="16"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/i_rdata:8" NodeType="2" PortIndex="50"/> <TraceSignal IsHidden="false" Name="BUS_Con_1/data_ready" NodeType="0" PortIndex="17"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/i_rdata:9" NodeType="2" PortIndex="51"/> <TraceSignal IsHidden="false" Name="BUS_Con_1/o_addr" NodeType="1" PortIndex="18">
<TraceSignal IsHidden="false" Name="BUS_Con_1/i_rdata:10" NodeType="2" PortIndex="52"/> <BusRadix Radix="0"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/i_rdata:11" NodeType="2" PortIndex="53"/> <IsExpanded Expand="false"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/i_rdata:12" NodeType="2" PortIndex="54"/> </TraceSignal>
<TraceSignal IsHidden="false" Name="BUS_Con_1/i_rdata:13" NodeType="2" PortIndex="55"/> <TraceSignal IsHidden="false" Name="BUS_Con_1/o_addr:0" NodeType="2" PortIndex="18"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/i_rdata:14" NodeType="2" PortIndex="56"/> <TraceSignal IsHidden="false" Name="BUS_Con_1/o_addr:1" NodeType="2" PortIndex="19"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/i_rdata:15" NodeType="2" PortIndex="57"/> <TraceSignal IsHidden="false" Name="BUS_Con_1/o_addr:2" NodeType="2" PortIndex="20"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/i_rdata:16" NodeType="2" PortIndex="58"/> <TraceSignal IsHidden="false" Name="BUS_Con_1/o_addr:3" NodeType="2" PortIndex="21"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/i_rdata:17" NodeType="2" PortIndex="59"/> <TraceSignal IsHidden="false" Name="BUS_Con_1/o_addr:4" NodeType="2" PortIndex="22"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/i_rdata:18" NodeType="2" PortIndex="60"/> <TraceSignal IsHidden="false" Name="BUS_Con_1/o_addr:5" NodeType="2" PortIndex="23"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/i_rdata:19" NodeType="2" PortIndex="61"/> <TraceSignal IsHidden="false" Name="BUS_Con_1/o_addr:6" NodeType="2" PortIndex="24"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/i_rdata:20" NodeType="2" PortIndex="62"/> <TraceSignal IsHidden="false" Name="BUS_Con_1/i_rvalid" NodeType="0" PortIndex="25"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/i_rdata:21" NodeType="2" PortIndex="63"/> <TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift" NodeType="1" PortIndex="26">
<TraceSignal IsHidden="false" Name="BUS_Con_1/i_rdata:22" NodeType="2" PortIndex="64"/> <BusRadix Radix="0"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/i_rdata:23" NodeType="2" PortIndex="65"/> <IsExpanded Expand="false"/>
</TraceSignal>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:0" NodeType="2" PortIndex="26"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:1" NodeType="2" PortIndex="27"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:2" NodeType="2" PortIndex="28"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:3" NodeType="2" PortIndex="29"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:4" NodeType="2" PortIndex="30"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:5" NodeType="2" PortIndex="31"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:6" NodeType="2" PortIndex="32"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:7" NodeType="2" PortIndex="33"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:8" NodeType="2" PortIndex="34"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:9" NodeType="2" PortIndex="35"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:10" NodeType="2" PortIndex="36"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:11" NodeType="2" PortIndex="37"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:12" NodeType="2" PortIndex="38"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:13" NodeType="2" PortIndex="39"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:14" NodeType="2" PortIndex="40"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:15" NodeType="2" PortIndex="41"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:16" NodeType="2" PortIndex="42"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:17" NodeType="2" PortIndex="43"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:18" NodeType="2" PortIndex="44"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:19" NodeType="2" PortIndex="45"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:20" NodeType="2" PortIndex="46"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:21" NodeType="2" PortIndex="47"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:22" NodeType="2" PortIndex="48"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:23" NodeType="2" PortIndex="49"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:24" NodeType="2" PortIndex="50"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:25" NodeType="2" PortIndex="51"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:26" NodeType="2" PortIndex="52"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:27" NodeType="2" PortIndex="53"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:28" NodeType="2" PortIndex="54"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:29" NodeType="2" PortIndex="55"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:30" NodeType="2" PortIndex="56"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/miso_shift:31" NodeType="2" PortIndex="57"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/o_miso" NodeType="0" PortIndex="58"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/i_rdata" NodeType="1" PortIndex="59">
<BusRadix Radix="0"/>
<IsExpanded Expand="false"/>
</TraceSignal>
<TraceSignal IsHidden="false" Name="BUS_Con_1/i_rdata:0" NodeType="2" PortIndex="59"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/i_rdata:1" NodeType="2" PortIndex="60"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/i_rdata:2" NodeType="2" PortIndex="61"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/i_rdata:3" NodeType="2" PortIndex="62"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/i_rdata:4" NodeType="2" PortIndex="63"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/i_rdata:5" NodeType="2" PortIndex="64"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/i_rdata:6" NodeType="2" PortIndex="65"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/i_rdata:7" NodeType="2" PortIndex="66"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/i_rdata:8" NodeType="2" PortIndex="67"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/i_rdata:9" NodeType="2" PortIndex="68"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/i_rdata:10" NodeType="2" PortIndex="69"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/i_rdata:11" NodeType="2" PortIndex="70"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/i_rdata:12" NodeType="2" PortIndex="71"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/i_rdata:13" NodeType="2" PortIndex="72"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/i_rdata:14" NodeType="2" PortIndex="73"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/i_rdata:15" NodeType="2" PortIndex="74"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/i_rdata:16" NodeType="2" PortIndex="75"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/i_rdata:17" NodeType="2" PortIndex="76"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/i_rdata:18" NodeType="2" PortIndex="77"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/i_rdata:19" NodeType="2" PortIndex="78"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/i_rdata:20" NodeType="2" PortIndex="79"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/i_rdata:21" NodeType="2" PortIndex="80"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/i_rdata:22" NodeType="2" PortIndex="81"/>
<TraceSignal IsHidden="false" Name="BUS_Con_1/i_rdata:23" NodeType="2" PortIndex="82"/>
</TraceSigTreeData> </TraceSigTreeData>
<TriggerUI UserSelect="0" PreSelectType="0" PreSelect="1" UserSelectPos="0"/> <TriggerUI UserSelect="0" PreSelectType="0" PreSelect="1" UserSelectPos="0"/>
<CoreRun Run="true"/> <CoreRun Run="true"/>
CPLD1/CPLD1_Debug.svf
+24 -679
View File
File diff suppressed because one or more lines are too long
CPLD1/CPLD1_Debug.trc
+2051 -2051
View File
File diff suppressed because it is too large Load Diff
CPLD1/CPLD_Con.v
+119 -14
View File
@@ -20,11 +20,22 @@ module CPLD_Con (
output o_IO_RC1, output o_IO_RC1,
output [5:0]o_RC_Tx, output [5:0]o_RC_Tx,
//PMU OC Control
output [31:0]o_PMU_OC_1 , output [31:0]o_PMU_OC_1 ,
output [31:0]o_PMU_OC_2 , output [31:0]o_PMU_OC_2 ,
output [31:0]o_PMU_OC_3 , output [31:0]o_PMU_OC_3 ,
output [31:0]o_PMU_OC_4 , output [31:0]o_PMU_OC_4 ,
//DPS OC Control
output [15:0]o_DPS_FS_1 ,
output [15:0]o_DPS_FS_2 ,
output [15:0]o_DPS_FS_3 ,
output [15:0]o_DPS_FS_4 ,
output [3:0]o_DPS_FSMC ,
output [5:0]o_DPS_FSMMC ,
output o_DPSFS_RC1 ,
// DMM Mode Sel // DMM Mode Sel
output o_RC_VSel, output o_RC_VSel,
output o_RC_ISel, output o_RC_ISel,
@@ -57,6 +68,15 @@ module CPLD_Con (
reg [31:0]PMU_OC_3 ; reg [31:0]PMU_OC_3 ;
reg [31:0]PMU_OC_4 ; reg [31:0]PMU_OC_4 ;
reg [31:0]DPS_FS_1 ;
reg [31:0]DPS_FS_2 ;
reg [31:0]DPS_FS_3 ;
reg [31:0]DPS_FS_4 ;
reg [3:0]DPS_FSMC ;
reg [5:0]DPS_FSMMC ;
reg DPSFS_RC1 ;
//Condition Tester //Condition Tester
reg [3:0]en_t ; reg [3:0]en_t ;
reg [3:0]freq_t; reg [3:0]freq_t;
@@ -74,16 +94,16 @@ module CPLD_Con (
//Reg Parsing //Reg Parsing
//Shift Counter //Shift Counter
wire [4:0]OC_Shifter1 = i_DC_Con1[8:4]; // Channel Number div 8 wire [4:0]OC_Shifter1 = (i_DC_Con1[8:1] - 1) >> 3; // Channel Number div 8
wire [2:0]DMM_Shifter1 = i_DC_Con1[8:7] ; // Channel Number div 64 wire [2:0]DMM_Shifter1 = i_DC_Con1[8:7] ; // Channel Number div 64
wire [4:0]RC_RLShifter1 = i_DC_Con1[21:17] ; // RC_RL Shifter wire [4:0]RC_RLShifter1 = i_DC_Con1[21:17] ; // RC_RL Shifter
wire [4:0]OC_Shifter2 = i_DC_Con2[8:4]; // Channel Number div 8 wire [4:0]OC_Shifter2 = (i_DC_Con2[8:1] - 1) >> 3; // Channel Number div 8
wire [2:0]DMM_Shifter2 = i_DC_Con2[8:7] ; // Channel Number div 64 wire [2:0]DMM_Shifter2 = i_DC_Con2[8:7] ; // Channel Number div 64
wire [4:0]RC_RLShifter2 = i_DC_Con2[21:17] ; // RC_RL Shifter wire [4:0]RC_RLShifter2 = i_DC_Con2[21:17] ; // RC_RL Shifter
wire [4:0]OC_Shifter3 = i_DC_Con3[8:4]; // Channel Number div 8 wire [4:0]OC_Shifter3 = (i_DC_Con3[8:1] - 1) >> 3; // Channel Number div 8
wire [2:0]DMM_Shifter3 = i_DC_Con3[8:7] ; // Channel Number div 64 wire [2:0]DMM_Shifter3 = i_DC_Con3[8:7] ; // Channel Number div 64
wire [4:0]RC_RLShifter3 = i_DC_Con3[21:17] ; // RC_RL Shifter wire [4:0]RC_RLShifter3 = i_DC_Con3[21:17] ; // RC_RL Shifter
wire [4:0]OC_Shifter4 = i_DC_Con4[8:4]; // Channel Number div 8 wire [4:0]OC_Shifter4 = (i_DC_Con4[8:1] - 1) >> 3; // Channel Number div 8
wire [2:0]DMM_Shifter4 = i_DC_Con4[8:7] ; // Channel Number div 64 wire [2:0]DMM_Shifter4 = i_DC_Con4[8:7] ; // Channel Number div 64
wire [4:0]RC_RLShifter4 = i_DC_Con4[21:17] ; // RC_RL Shifter wire [4:0]RC_RLShifter4 = i_DC_Con4[21:17] ; // RC_RL Shifter
@@ -142,11 +162,23 @@ module CPLD_Con (
RC_Tx <= 'd0 ; RC_Tx <= 'd0 ;
//PMU
PMU_OC_1 <= 'd0 ; PMU_OC_1 <= 'd0 ;
PMU_OC_2 <= 'd0 ; PMU_OC_2 <= 'd0 ;
PMU_OC_3 <= 'd0 ; PMU_OC_3 <= 'd0 ;
PMU_OC_4 <= 'd0 ; PMU_OC_4 <= 'd0 ;
//DPS
//DPS Switches LOW Enable
DPS_FS_1 <= 32'hFFFFFFFF;
DPS_FS_2 <= 32'hFFFFFFFF;
DPS_FS_3 <= 32'hFFFFFFFF;
DPS_FS_4 <= 32'hFFFFFFFF;
DPS_FSMC <= 4'b1111;
DPS_FSMMC <= 6'b11_1111;
DPSFS_RC1 <= 1'b1;
done_flag <= 'd1; done_flag <= 'd1;
end end
else begin else begin
@@ -273,7 +305,7 @@ module CPLD_Con (
RC_LOFS <= 2'b10; RC_LOFS <= 2'b10;
end end
//Sanity Check //Sanity Check
if ((i_DC_Con1[21:17] < 1) || (i_DC_Con1[21:17] > 18) || (Channel_1 < 1) || (Channel_1 > 256)) begin if ((i_DC_Con1[21:17] < 1) || (i_DC_Con1[21:17] > 18)) begin
err_flag <= 1'b1; err_flag <= 1'b1;
end end
else begin else begin
@@ -281,11 +313,25 @@ module CPLD_Con (
? ~(18'b1 << (RC_RLShifter1 - 1)) ? ~(18'b1 << (RC_RLShifter1 - 1))
: 18'h3FFFF; //Set RLoad : 18'h3FFFF; //Set RLoad
if (i_DC_Con1[23] == 1'b0) begin //Select PMU if (i_DC_Con1[23] == 1'b0) begin //Select PMU
if ((Channel_1 < 1) || (Channel_1 > 256)) begin
err_flag <= 1'b1;
end
else begin
PMU_OC_1 <= (32'b0000_0000_0000_0000_0000_0000_0000_0001)<<(OC_Shifter1); PMU_OC_1 <= (32'b0000_0000_0000_0000_0000_0000_0000_0001)<<(OC_Shifter1);
DMM_en <= (19'b000_0000_0000_0000_0001)<<(DMM_Shifter1); DMM_en <= (19'b000_0000_0000_0000_0001)<<(DMM_Shifter1);
end end
end
else if (i_DC_Con1[23] == 1'b1) begin //Select DPS else if (i_DC_Con1[23] == 1'b1) begin //Select DPS
//Sanity Check
if ((Channel_1 < 1) || (Channel_1 > 32)) begin
err_flag <= 1'b1;
end
else begin
DPS_FS_1 <= ~(32'b1 << ( Channel_1 - 1));
DPS_FSMC <= 4'b1110;
DPS_FSMMC <= 6'b10_1110;
DPSFS_RC1 <= 1'b0;
end
end end
end end
end end
@@ -301,7 +347,7 @@ module CPLD_Con (
RC_LOFS <= 2'b10; RC_LOFS <= 2'b10;
end end
//Sanity Check //Sanity Check
if ((i_DC_Con2[21:17] < 1) || (i_DC_Con2[21:17] > 18) || (i_DC_Con2[9:1] < 1) || (i_DC_Con2[9:1] > 256)) begin if ((i_DC_Con2[21:17] < 1) || (i_DC_Con2[21:17] > 18)) begin
err_flag <= 1'b1; err_flag <= 1'b1;
end end
else begin else begin
@@ -309,11 +355,25 @@ module CPLD_Con (
? ~(18'b1 << (RC_RLShifter2 - 1)) ? ~(18'b1 << (RC_RLShifter2 - 1))
: 18'h3FFFF; // 否则�1（即不置 0� : 18'h3FFFF; // 否则�1（即不置 0�
if (i_DC_Con2[23] == 1'b0) begin //Select PMU if (i_DC_Con2[23] == 1'b0) begin //Select PMU
if ((i_DC_Con2[9:1] < 1) || (i_DC_Con2[9:1] > 256)) begin
err_flag <= 1'b1;
end
else begin
PMU_OC_2 <= (32'b0000_0000_0000_0000_0000_0000_0000_0001)<<(OC_Shifter2); PMU_OC_2 <= (32'b0000_0000_0000_0000_0000_0000_0000_0001)<<(OC_Shifter2);
DMM_en <= (19'b000_0000_0000_0001_0000)<<(DMM_Shifter2); DMM_en <= (19'b000_0000_0000_0001_0000)<<(DMM_Shifter2);
end end
end
else if (i_DC_Con2[23] == 1'b1) begin //Select DPS else if (i_DC_Con2[23] == 1'b1) begin //Select DPS
//Sanity Check
if ((Channel_2 < 1) || (Channel_2 > 32)) begin
err_flag <= 1'b1;
end
else begin
DPS_FS_2 <= ~(32'b1 << ( Channel_2 - 1));
DPS_FSMC <= 4'b1101;
DPS_FSMMC <= 6'b10_1101;
DPSFS_RC1 <= 1'b0;
end
end end
end end
end end
@@ -329,7 +389,7 @@ module CPLD_Con (
RC_LOFS <= 2'b10; RC_LOFS <= 2'b10;
end end
//Sanity Check //Sanity Check
if ((i_DC_Con3[21:17] < 1) || (i_DC_Con3[21:17] > 18) || (i_DC_Con3[9:1] < 1) || (i_DC_Con3[9:1] > 256)) begin if ((i_DC_Con3[21:17] < 1) || (i_DC_Con3[21:17] > 18)) begin
err_flag <= 1'b1; err_flag <= 1'b1;
end end
else begin else begin
@@ -337,11 +397,25 @@ module CPLD_Con (
? ~(18'b1 << (RC_RLShifter3 - 1)) ? ~(18'b1 << (RC_RLShifter3 - 1))
: 18'h3FFFF; // 否则�1（即不置 0� : 18'h3FFFF; // 否则�1（即不置 0�
if (i_DC_Con3[23] == 1'b0) begin //Select PMU if (i_DC_Con3[23] == 1'b0) begin //Select PMU
if ((i_DC_Con3[9:1] < 1) || (i_DC_Con3[9:1] > 256)) begin
err_flag <= 1'b1;
end
else begin
PMU_OC_3 <= (32'b0000_0000_0000_0000_0000_0000_0000_0001)<<(OC_Shifter3); PMU_OC_3 <= (32'b0000_0000_0000_0000_0000_0000_0000_0001)<<(OC_Shifter3);
DMM_en <= (19'b000_0000_0001_0000_0000)<<(DMM_Shifter3); DMM_en <= (19'b000_0000_0001_0000_0000)<<(DMM_Shifter3);
end end
end
else if (i_DC_Con3[23] == 1'b1) begin //Select DPS else if (i_DC_Con3[23] == 1'b1) begin //Select DPS
//Sanity Check
if ((Channel_3 < 1) || (Channel_3 > 32)) begin
err_flag <= 1'b1;
end
else begin
DPS_FS_3 <= ~(32'b1 << ( Channel_3 - 1));
DPS_FSMC <= 4'b1011;
DPS_FSMMC <= 6'b01_1011;
DPSFS_RC1 <= 1'b0;
end
end end
end end
end end
@@ -357,7 +431,7 @@ module CPLD_Con (
RC_LOFS <= 2'b10; RC_LOFS <= 2'b10;
end end
//Sanity Check //Sanity Check
if ((i_DC_Con4[21:17] < 1) || (i_DC_Con4[21:17] > 18) || (i_DC_Con4[9:1] < 1) || (i_DC_Con4[9:1] > 256)) begin if ((i_DC_Con4[21:17] < 1) || (i_DC_Con4[21:17] > 18)) begin
err_flag <= 1'b1; err_flag <= 1'b1;
end end
else begin else begin
@@ -365,9 +439,12 @@ module CPLD_Con (
? ~(18'b1 << (RC_RLShifter4 - 1)) ? ~(18'b1 << (RC_RLShifter4 - 1))
: 18'h3FFFF; // 否则�1（即不置 0� : 18'h3FFFF; // 否则�1（即不置 0�
if (i_DC_Con4[23] == 1'b0) begin //Select PMU if (i_DC_Con4[23] == 1'b0) begin //Select PMU
if ((i_DC_Con4[9:1] < 1) || (i_DC_Con4[9:1] > 256)) begin
err_flag <= 1'b1;
end
else begin
//Parsing Channel //Parsing Channel
//We need Speacial Handling for tthe "freq" channels //We need Speacial Handling for tthe "freq" channels
if (Channel_4[0] == 1'b0) begin
if (Channel_4 == 'd66 || Channel_4 == 'd68) begin if (Channel_4 == 'd66 || Channel_4 == 'd68) begin
RC_Tx <= 'd1; RC_Tx <= 'd1;
end end
@@ -389,12 +466,21 @@ module CPLD_Con (
else begin else begin
RC_Tx <= 'd0; RC_Tx <= 'd0;
end end
end
PMU_OC_4 <= (32'b0000_0000_0000_0000_0000_0000_0000_0001)<<(OC_Shifter4); PMU_OC_4 <= (32'b0000_0000_0000_0000_0000_0000_0000_0001)<<(OC_Shifter4);
DMM_en <= (19'b000_0001_0000_0000_0000)<<(DMM_Shifter4); DMM_en <= (19'b000_0001_0000_0000_0000)<<(DMM_Shifter4);
end end
end
else if (i_DC_Con4[23] == 1'b1) begin //Select DPS else if (i_DC_Con4[23] == 1'b1) begin //Select DPS
//Sanity Check
if ((Channel_4 < 1) || (Channel_4 > 32)) begin
err_flag <= 1'b1;
end
else begin
DPS_FS_4 <= ~(32'b1 << ( Channel_4 - 1));
DPS_FSMC <= 4'b0111;
DPS_FSMMC <= 6'b01_0111;
DPSFS_RC1 <= 1'b0;
end
end end
end end
end end
@@ -409,6 +495,16 @@ module CPLD_Con (
PMU_OC_3 <= 'd0 ; PMU_OC_3 <= 'd0 ;
PMU_OC_4 <= 'd0 ; PMU_OC_4 <= 'd0 ;
DMM_en <= 'd0; DMM_en <= 'd0;
//DPS Switches LOW Enable
DPS_FS_1 <= 32'hFFFFFFFF;
DPS_FS_2 <= 32'hFFFFFFFF;
DPS_FS_3 <= 32'hFFFFFFFF;
DPS_FS_4 <= 32'hFFFFFFFF;
DPS_FSMC <= 4'b1111;
DPS_FSMMC <= 6'b11_1111;
DPSFS_RC1 <= 1'b1;
end end
endcase endcase
end end
@@ -439,5 +535,14 @@ module CPLD_Con (
assign o_PMU_OC_3 = PMU_OC_3; assign o_PMU_OC_3 = PMU_OC_3;
assign o_PMU_OC_4 = PMU_OC_4; assign o_PMU_OC_4 = PMU_OC_4;
assign o_DPS_FS_1 = DPS_FS_1[15:0];
assign o_DPS_FS_2 = DPS_FS_2[15:0];
assign o_DPS_FS_3 = DPS_FS_3[15:0];
assign o_DPS_FS_4 = DPS_FS_4[15:0];
assign o_DPS_FSMC = DPS_FSMC;
assign o_DPS_FSMMC = DPS_FSMMC;
assign o_DPSFS_RC1 = DPSFS_RC1;
endmodule endmodule
CPLD1/NewExtIns_CPLD1.lpf
+421 -180
View File
@@ -3,6 +3,10 @@ RVL_ALIAS "i_sys_clk" "i_sys_clk";
RVL_ALIAS "i_sys_clk" "i_sys_clk"; RVL_ALIAS "i_sys_clk" "i_sys_clk";
RVL_ALIAS "i_sys_clk" "i_sys_clk"; RVL_ALIAS "i_sys_clk" "i_sys_clk";
RVL_ALIAS "i_sys_clk" "i_sys_clk"; RVL_ALIAS "i_sys_clk" "i_sys_clk";
RVL_ALIAS "i_sys_clk" "i_sys_clk";
RVL_ALIAS "i_sys_clk" "i_sys_clk";
RVL_ALIAS "i_sys_clk" "i_sys_clk";
RVL_ALIAS "i_sys_clk" "i_sys_clk";
BLOCK RESETPATHS ; BLOCK RESETPATHS ;
BLOCK ASYNCPATHS ; BLOCK ASYNCPATHS ;
LOCATE COMP "i_sys_clk" SITE "B9" ; LOCATE COMP "i_sys_clk" SITE "B9" ;
@@ -23,22 +27,22 @@ IOBUF PORT "o_miso" IO_TYPE=LVCMOS33 PULLMODE=NONE DRIVE=8 ;
IOBUF PORT "o_wready" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_wready" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "i_sys_clk" DRIVE=NA IO_TYPE=LVCMOS33 SLEWRATE=NA PULLMODE=DOWN ; IOBUF PORT "i_sys_clk" DRIVE=NA IO_TYPE=LVCMOS33 SLEWRATE=NA PULLMODE=DOWN ;
IOBUF PORT "o_err" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_err" IO_TYPE=LVCMOS33 ;
IOBUF PORT "o_DMM_EN[0]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_DMM_EN[0]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DMM_EN[1]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_DMM_EN[1]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DMM_EN[2]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_DMM_EN[2]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DMM_EN[3]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_DMM_EN[3]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DMM_EN[4]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_DMM_EN[4]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DMM_EN[5]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_DMM_EN[5]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DMM_EN[6]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_DMM_EN[6]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DMM_EN[7]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_DMM_EN[7]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DMM_EN[8]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_DMM_EN[8]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DMM_EN[9]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_DMM_EN[9]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DMM_EN[10]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_DMM_EN[10]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DMM_EN[11]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_DMM_EN[11]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DMM_EN[12]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_DMM_EN[12]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DMM_EN[13]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_DMM_EN[13]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DMM_EN[14]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_DMM_EN[14]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DMM_EN[15]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_DMM_EN[15]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
LOCATE COMP "o_DMM_EN[3]" SITE "C17" ; LOCATE COMP "o_DMM_EN[3]" SITE "C17" ;
LOCATE COMP "o_DMM_EN[4]" SITE "AB10" ; LOCATE COMP "o_DMM_EN[4]" SITE "AB10" ;
LOCATE COMP "o_DMM_EN[5]" SITE "AA11" ; LOCATE COMP "o_DMM_EN[5]" SITE "AA11" ;
@@ -53,7 +57,7 @@ LOCATE COMP "o_DMM_EN[13]" SITE "V12" ;
LOCATE COMP "o_DMM_EN[14]" SITE "Y12" ; LOCATE COMP "o_DMM_EN[14]" SITE "Y12" ;
LOCATE COMP "o_DMM_EN[15]" SITE "V13" ; LOCATE COMP "o_DMM_EN[15]" SITE "V13" ;
LOCATE COMP "o_IO_RC1" SITE "F10" ; LOCATE COMP "o_IO_RC1" SITE "F10" ;
IOBUF PORT "o_IO_RC1" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_IO_RC1" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
BLOCK JTAGPATHS ; BLOCK JTAGPATHS ;
LOCATE COMP "o_PMU_OC_1[0]" SITE "M19" ; LOCATE COMP "o_PMU_OC_1[0]" SITE "M19" ;
LOCATE COMP "o_PMU_OC_1[1]" SITE "R16" ; LOCATE COMP "o_PMU_OC_1[1]" SITE "R16" ;
@@ -63,14 +67,14 @@ LOCATE COMP "o_PMU_OC_1[4]" SITE "G19" ;
LOCATE COMP "o_PMU_OC_1[5]" SITE "J19" ; LOCATE COMP "o_PMU_OC_1[5]" SITE "J19" ;
LOCATE COMP "o_PMU_OC_1[6]" SITE "H16" ; LOCATE COMP "o_PMU_OC_1[6]" SITE "H16" ;
LOCATE COMP "o_PMU_OC_1[7]" SITE "J17" ; LOCATE COMP "o_PMU_OC_1[7]" SITE "J17" ;
LOCATE COMP "o_PMU_OC_1[16]" SITE "W6" ; LOCATE COMP "o_PMU_OC_1[8]" SITE "W6" ;
LOCATE COMP "o_PMU_OC_1[17]" SITE "AA7" ; LOCATE COMP "o_PMU_OC_1[9]" SITE "AA7" ;
LOCATE COMP "o_PMU_OC_1[18]" SITE "AB6" ; LOCATE COMP "o_PMU_OC_1[10]" SITE "AB6" ;
LOCATE COMP "o_PMU_OC_1[19]" SITE "Y7" ; LOCATE COMP "o_PMU_OC_1[11]" SITE "Y7" ;
LOCATE COMP "o_PMU_OC_1[20]" SITE "V4" ; LOCATE COMP "o_PMU_OC_1[12]" SITE "V4" ;
LOCATE COMP "o_PMU_OC_1[21]" SITE "R6" ; LOCATE COMP "o_PMU_OC_1[13]" SITE "R6" ;
LOCATE COMP "o_PMU_OC_1[22]" SITE "U4" ; LOCATE COMP "o_PMU_OC_1[14]" SITE "U4" ;
LOCATE COMP "o_PMU_OC_1[23]" SITE "T5" ; LOCATE COMP "o_PMU_OC_1[15]" SITE "T5" ;
LOCATE COMP "o_PMU_OC_2[0]" SITE "E16" ; LOCATE COMP "o_PMU_OC_2[0]" SITE "E16" ;
LOCATE COMP "o_PMU_OC_2[1]" SITE "F16" ; LOCATE COMP "o_PMU_OC_2[1]" SITE "F16" ;
LOCATE COMP "o_PMU_OC_2[2]" SITE "D16" ; LOCATE COMP "o_PMU_OC_2[2]" SITE "D16" ;
@@ -79,29 +83,30 @@ LOCATE COMP "o_PMU_OC_2[4]" SITE "C22" ;
LOCATE COMP "o_PMU_OC_2[5]" SITE "D20" ; LOCATE COMP "o_PMU_OC_2[5]" SITE "D20" ;
LOCATE COMP "o_PMU_OC_2[6]" SITE "D21" ; LOCATE COMP "o_PMU_OC_2[6]" SITE "D21" ;
LOCATE COMP "o_PMU_OC_2[7]" SITE "D22" ; LOCATE COMP "o_PMU_OC_2[7]" SITE "D22" ;
LOCATE COMP "o_PMU_OC_2[16]" SITE "A17" ; LOCATE COMP "o_PMU_OC_2[8]" SITE "A17" ;
LOCATE COMP "o_PMU_OC_2[17]" SITE "A18" ; LOCATE COMP "o_PMU_OC_2[9]" SITE "A18" ;
LOCATE COMP "o_PMU_OC_2[18]" SITE "C18" ; LOCATE COMP "o_PMU_OC_2[10]" SITE "C18" ;
LOCATE COMP "o_PMU_OC_2[19]" SITE "D18" ; LOCATE COMP "o_PMU_OC_2[11]" SITE "D18" ;
LOCATE COMP "o_PMU_OC_2[20]" SITE "G13" ; LOCATE COMP "o_PMU_OC_2[12]" SITE "G13" ;
LOCATE COMP "o_PMU_OC_2[21]" SITE "F15" ; LOCATE COMP "o_PMU_OC_2[13]" SITE "F15" ;
LOCATE COMP "o_PMU_OC_2[22]" SITE "F13" ; LOCATE COMP "o_PMU_OC_2[14]" SITE "F13" ;
LOCATE COMP "o_PMU_OC_2[23]" SITE "G12" ; LOCATE COMP "o_PMU_OC_2[15]" SITE "G12" ;
LOCATE COMP "o_PMU_OC_3[0]" SITE "M3" ; LOCATE COMP "o_PMU_OC_3[0]" SITE "M3" ;
LOCATE COMP "o_PMU_OC_3[1]" SITE "R1" ; LOCATE COMP "o_PMU_OC_3[1]" SITE "R1" ;
LOCATE COMP "o_PMU_OC_3[2]" SITE "N2" ; LOCATE COMP "o_PMU_OC_3[2]" SITE "N2" ;
LOCATE COMP "o_PMU_OC_3[3]" SITE "N1" ; LOCATE COMP "o_PMU_OC_3[3]" SITE "N1" ;
LOCATE COMP "o_PMU_OC_3[4]" SITE "F19" ; LOCATE COMP "o_PMU_OC_3[4]" SITE "F19" ;
LOCATE COMP "o_PMU_OC_3[5]" SITE "E19" ; LOCATE COMP "o_PMU_OC_3[5]" SITE "E19" ;
LOCATE COMP "o_PMU_OC_3[7]" SITE "B20" ;
LOCATE COMP "o_PMU_OC_3[6]" SITE "C20" ; LOCATE COMP "o_PMU_OC_3[6]" SITE "C20" ;
LOCATE COMP "o_PMU_OC_3[16]" SITE "E8" ; LOCATE COMP "o_PMU_OC_3[7]" SITE "B20" ;
LOCATE COMP "o_PMU_OC_3[17]" SITE "E9" ; LOCATE COMP "o_PMU_OC_3[8]" SITE "E8" ;
LOCATE COMP "o_PMU_OC_3[18]" SITE "E10" ; LOCATE COMP "o_PMU_OC_3[9]" SITE "E9" ;
LOCATE COMP "o_PMU_OC_3[19]" SITE "D11" ; LOCATE COMP "o_PMU_OC_3[10]" SITE "E10" ;
LOCATE COMP "o_PMU_OC_3[20]" SITE "E7" ; LOCATE COMP "o_PMU_OC_3[11]" SITE "D11" ;
LOCATE COMP "o_PMU_OC_3[21]" SITE "D8" ; LOCATE COMP "o_PMU_OC_3[12]" SITE "E7" ;
LOCATE COMP "o_PMU_OC_3[22]" SITE "B8" ; LOCATE COMP "o_PMU_OC_3[13]" SITE "D7" ;
LOCATE COMP "o_PMU_OC_3[14]" SITE "D8" ;
LOCATE COMP "o_PMU_OC_3[15]" SITE "B8" ;
LOCATE COMP "o_PMU_OC_4[0]" SITE "A13" ; LOCATE COMP "o_PMU_OC_4[0]" SITE "A13" ;
LOCATE COMP "o_PMU_OC_4[1]" SITE "B13" ; LOCATE COMP "o_PMU_OC_4[1]" SITE "B13" ;
LOCATE COMP "o_PMU_OC_4[2]" SITE "B14" ; LOCATE COMP "o_PMU_OC_4[2]" SITE "B14" ;
@@ -110,142 +115,78 @@ LOCATE COMP "o_PMU_OC_4[4]" SITE "B19" ;
LOCATE COMP "o_PMU_OC_4[5]" SITE "D12" ; LOCATE COMP "o_PMU_OC_4[5]" SITE "D12" ;
LOCATE COMP "o_PMU_OC_4[6]" SITE "E14" ; LOCATE COMP "o_PMU_OC_4[6]" SITE "E14" ;
LOCATE COMP "o_PMU_OC_4[7]" SITE "E15" ; LOCATE COMP "o_PMU_OC_4[7]" SITE "E15" ;
LOCATE COMP "o_PMU_OC_4[16]" SITE "C15" ; LOCATE COMP "o_PMU_OC_4[8]" SITE "C15" ;
LOCATE COMP "o_PMU_OC_4[17]" SITE "A16" ; LOCATE COMP "o_PMU_OC_4[9]" SITE "A16" ;
LOCATE COMP "o_PMU_OC_4[18]" SITE "B16" ; LOCATE COMP "o_PMU_OC_4[10]" SITE "B16" ;
LOCATE COMP "o_PMU_OC_4[19]" SITE "C16" ; LOCATE COMP "o_PMU_OC_4[11]" SITE "C16" ;
LOCATE COMP "o_PMU_OC_4[20]" SITE "E12" ; LOCATE COMP "o_PMU_OC_4[12]" SITE "E12" ;
LOCATE COMP "o_PMU_OC_4[21]" SITE "A21" ; LOCATE COMP "o_PMU_OC_4[13]" SITE "A21" ;
LOCATE COMP "o_PMU_OC_4[22]" SITE "B22" ; LOCATE COMP "o_PMU_OC_4[14]" SITE "B22" ;
LOCATE COMP "o_PMU_OC_4[23]" SITE "C21" ; LOCATE COMP "o_PMU_OC_4[15]" SITE "C21" ;
IOBUF PORT "o_PMU_OC_1[1]" IO_TYPE=LVCMOS33 PULLMODE=NONE DRIVE=8 ; IOBUF PORT "o_PMU_OC_1[0]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[2]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_1[1]" IO_TYPE=LVCMOS33 PULLMODE=DOWN DRIVE=8 ;
IOBUF PORT "o_PMU_OC_1[3]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_1[2]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[4]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_1[3]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[5]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_1[4]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[6]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_1[5]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[7]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_1[6]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[8]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_1[7]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[9]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_1[8]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[10]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_1[9]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[11]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_1[10]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[12]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_1[11]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[13]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_1[12]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[14]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_1[13]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[15]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_1[14]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[17]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_1[15]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[18]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_2[0]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[19]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_2[1]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[20]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_2[2]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[21]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_2[3]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[22]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_2[4]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[23]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_2[5]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[24]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_2[6]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[25]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_2[7]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[26]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_2[8]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[27]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_2[9]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[28]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_2[10]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[29]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_2[11]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[30]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_2[12]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[31]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_2[13]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[1]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_2[14]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[2]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_2[15]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[3]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_3[0]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[4]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_3[1]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[5]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_3[2]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[6]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_3[3]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[7]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_3[4]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[8]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_3[5]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[9]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_3[6]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[10]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_3[7]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[11]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_3[8]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[12]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_3[9]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[13]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_3[10]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[14]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_3[11]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[15]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_3[12]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[17]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_3[13]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[18]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_3[14]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[19]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_3[15]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[20]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_4[0]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[21]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_4[1]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[22]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_4[2]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[23]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_4[3]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[24]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_4[4]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[25]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_4[5]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[26]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_4[6]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[27]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_4[7]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[28]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_4[8]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[29]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_4[9]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[30]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_4[10]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[31]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_4[11]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_3[1]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_4[12]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_3[2]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_4[13]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_3[3]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_4[14]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_3[4]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_4[15]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_3[5]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_3[6]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_3[7]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_3[8]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_3[9]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_3[10]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_3[11]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_3[12]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_3[13]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_3[14]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_3[15]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_3[17]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_3[18]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_3[19]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_3[20]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_3[21]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_3[22]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_3[23]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_3[24]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_3[25]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_3[26]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_3[27]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_3[28]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_3[29]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_3[30]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_3[31]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[1]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[2]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[3]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[4]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[5]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[6]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[7]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[8]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[9]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[10]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[11]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[12]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[13]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[14]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[15]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[17]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[18]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[19]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[20]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[21]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[22]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[23]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[24]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[25]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[26]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[27]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[28]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[29]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[30]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[31]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_1[0]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "o_PMU_OC_1[16]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "o_PMU_OC_2[0]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "o_PMU_OC_2[16]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "o_PMU_OC_3[0]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_3[16]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "o_PMU_OC_4[0]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "o_PMU_OC_4[16]" IO_TYPE=LVCMOS33 ;
LOCATE COMP "o_RC_RLSel[1]" SITE "M4" ; LOCATE COMP "o_RC_RLSel[1]" SITE "M4" ;
LOCATE COMP "o_RC_RLSel[2]" SITE "B10" ; LOCATE COMP "o_RC_RLSel[2]" SITE "B10" ;
LOCATE COMP "o_RC_RLSel[3]" SITE "P3" ; LOCATE COMP "o_RC_RLSel[3]" SITE "P3" ;
@@ -295,9 +236,9 @@ LOCATE COMP "o_RC_VSel" SITE "L7" ;
IOBUF PORT "o_RC_VSel" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_RC_VSel" IO_TYPE=LVCMOS33 ;
IOBUF PORT "o_RC_ISel" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_RC_ISel" IO_TYPE=LVCMOS33 ;
LOCATE COMP "o_DMM_EN[16]" SITE "W11" ; LOCATE COMP "o_DMM_EN[16]" SITE "W11" ;
IOBUF PORT "o_DMM_EN[16]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_DMM_EN[16]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DMM_EN[17]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_DMM_EN[17]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DMM_EN[18]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_DMM_EN[18]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
LOCATE COMP "o_DMM_EN[17]" SITE "U10" ; LOCATE COMP "o_DMM_EN[17]" SITE "U10" ;
LOCATE COMP "o_DMM_EN[18]" SITE "T10" ; LOCATE COMP "o_DMM_EN[18]" SITE "T10" ;
LOCATE COMP "o_RC_T27" SITE "U13" ; LOCATE COMP "o_RC_T27" SITE "U13" ;
@@ -313,3 +254,303 @@ IOBUF PORT "o_RC_T30" IO_TYPE=LVCMOS33 ;
IOBUF PORT "o_RC_T31" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_RC_T31" IO_TYPE=LVCMOS33 ;
IOBUF PORT "o_RC_T32" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_RC_T32" IO_TYPE=LVCMOS33 ;
IOBUF PORT "o_con_done" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_con_done" IO_TYPE=LVCMOS33 ;
IOBUF PORT "o_DPSF_RC1" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPSS_RC1" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_FMC[0]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_FMC[1]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_FMC[2]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_FMC[3]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_FMMC[0]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_FMMC[1]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_FMMC[2]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_FMMC[3]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_FMMC[4]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_FMMC[5]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_SMC[0]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_SMC[1]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_SMC[2]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_SMC[3]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_SMMC[0]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_SMMC[1]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_SMMC[2]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_SMMC[3]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_SMMC[4]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_SMMC[5]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_DPS_F_1[0]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_1[1]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_1[2]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_1[3]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_1[4]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_1[5]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_1[6]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_1[7]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_1[8]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_1[9]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_1[10]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_1[11]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_1[12]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_1[13]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_1[14]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_1[15]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_2[0]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_2[1]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_2[2]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_2[3]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_2[4]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_2[5]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_2[6]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_2[7]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_2[8]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_2[9]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_2[10]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_2[11]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_2[12]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_2[13]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_2[14]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_2[15]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_3[0]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_3[1]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_3[2]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_3[3]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_3[4]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_3[5]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_3[6]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_3[7]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_3[8]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_3[9]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_3[10]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_3[11]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_3[12]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_3[13]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_3[14]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_3[15]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_4[0]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_4[1]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_4[2]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_4[3]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_4[4]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_4[5]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_4[6]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_4[7]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_4[8]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_4[9]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_4[10]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_4[11]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_4[12]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_4[13]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_4[14]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_4[15]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_1[0]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_1[1]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_1[2]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_1[3]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_1[4]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_1[5]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_1[6]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_1[7]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_1[8]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_1[9]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_1[10]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_1[11]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_1[12]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_1[13]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_1[14]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_1[15]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_2[0]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_2[1]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_2[2]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_2[3]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_2[4]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_2[5]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_2[6]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_2[7]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_2[8]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_2[9]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_2[10]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_2[11]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_2[12]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_2[13]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_2[14]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_2[15]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_3[0]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_3[1]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_3[2]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_3[3]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_3[4]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_3[5]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_3[6]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_3[7]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_3[8]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_3[9]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_3[10]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_3[11]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_3[12]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_3[13]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_3[14]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_3[15]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_4[0]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_4[1]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_4[2]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_4[3]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_4[4]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_4[5]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_4[6]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_4[7]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_4[8]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_4[9]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_4[10]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_4[11]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_4[12]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_4[13]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_4[14]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_4[15]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
LOCATE COMP "o_DPS_F_1[0]" SITE "V3" ;
LOCATE COMP "o_DPS_F_1[1]" SITE "W1" ;
LOCATE COMP "o_DPS_F_1[2]" SITE "Y2" ;
LOCATE COMP "o_DPS_F_1[3]" SITE "V7" ;
LOCATE COMP "o_DPS_F_1[4]" SITE "W4" ;
LOCATE COMP "o_DPS_F_1[5]" SITE "AA1" ;
LOCATE COMP "o_DPS_F_1[6]" SITE "V2" ;
LOCATE COMP "o_DPS_F_1[7]" SITE "W2" ;
LOCATE COMP "o_DPS_F_1[8]" SITE "E6" ;
LOCATE COMP "o_DPS_F_1[9]" SITE "V6" ;
LOCATE COMP "o_DPS_F_1[10]" SITE "P2" ;
LOCATE COMP "o_DPS_F_1[11]" SITE "G7" ;
LOCATE COMP "o_DPS_F_1[12]" SITE "V1" ;
LOCATE COMP "o_DPS_F_1[13]" SITE "U3" ;
LOCATE COMP "o_DPS_F_1[14]" SITE "N3" ;
LOCATE COMP "o_DPS_F_1[15]" SITE "Y8" ;
LOCATE COMP "o_DPS_F_2[0]" SITE "L16" ;
LOCATE COMP "o_DPS_F_2[1]" SITE "K17" ;
LOCATE COMP "o_DPS_F_2[2]" SITE "J21" ;
LOCATE COMP "o_DPS_F_2[3]" SITE "Y22" ;
LOCATE COMP "o_DPS_F_2[4]" SITE "G18" ;
LOCATE COMP "o_DPS_F_2[5]" SITE "H17" ;
LOCATE COMP "o_DPS_F_2[6]" SITE "M17" ;
LOCATE COMP "o_DPS_F_2[7]" SITE "L17" ;
LOCATE COMP "o_DPS_F_2[8]" SITE "T17" ;
LOCATE COMP "o_DPS_F_2[9]" SITE "W20" ;
LOCATE COMP "o_DPS_F_2[10]" SITE "J16" ;
LOCATE COMP "o_DPS_F_2[11]" SITE "J18" ;
LOCATE COMP "o_DPS_F_2[12]" SITE "P21" ;
LOCATE COMP "o_DPS_F_2[13]" SITE "R17" ;
LOCATE COMP "o_DPS_F_2[14]" SITE "N17" ;
LOCATE COMP "o_DPS_F_2[15]" SITE "M16" ;
LOCATE COMP "o_DPS_F_3[0]" SITE "F1" ;
LOCATE COMP "o_DPS_F_3[1]" SITE "J2" ;
LOCATE COMP "o_DPS_F_3[2]" SITE "H7" ;
LOCATE COMP "o_DPS_F_3[3]" SITE "C1" ;
LOCATE COMP "o_DPS_F_3[4]" SITE "C2" ;
LOCATE COMP "o_DPS_F_3[5]" SITE "B1" ;
LOCATE COMP "o_DPS_F_3[6]" SITE "J4" ;
LOCATE COMP "o_DPS_F_3[7]" SITE "K6" ;
LOCATE COMP "o_DPS_F_3[8]" SITE "H2" ;
LOCATE COMP "o_DPS_F_3[9]" SITE "D1" ;
LOCATE COMP "o_DPS_F_3[10]" SITE "C3" ;
LOCATE COMP "o_DPS_F_3[11]" SITE "E1" ;
LOCATE COMP "o_DPS_F_3[12]" SITE "K2" ;
LOCATE COMP "o_DPS_F_3[13]" SITE "H3" ;
LOCATE COMP "o_DPS_F_3[14]" SITE "L3" ;
LOCATE COMP "o_DPS_F_3[15]" SITE "G3" ;
LOCATE COMP "o_DPS_F_4[0]" SITE "E21" ;
LOCATE COMP "o_DPS_F_4[2]" SITE "R21" ;
LOCATE COMP "o_DPS_F_4[3]" SITE "R18" ;
LOCATE COMP "o_DPS_F_4[4]" SITE "N21" ;
LOCATE COMP "o_DPS_F_4[5]" SITE "R22" ;
LOCATE COMP "o_DPS_F_4[6]" SITE "P18" ;
LOCATE COMP "o_DPS_F_4[7]" SITE "N18" ;
LOCATE COMP "o_DPS_F_4[8]" SITE "P19" ;
LOCATE COMP "o_DPS_F_4[9]" SITE "M20" ;
LOCATE COMP "o_DPS_F_4[10]" SITE "M21" ;
LOCATE COMP "o_DPS_F_4[11]" SITE "L21" ;
LOCATE COMP "o_DPS_F_4[12]" SITE "L22" ;
LOCATE COMP "o_DPS_F_4[13]" SITE "E20" ;
LOCATE COMP "o_DPS_F_4[14]" SITE "G21" ;
LOCATE COMP "o_DPS_F_4[15]" SITE "G22" ;
LOCATE COMP "o_DPS_F_4[1]" SITE "R20" ;
LOCATE COMP "o_DPS_S_1[0]" SITE "L4" ;
LOCATE COMP "o_DPS_S_1[1]" SITE "W3" ;
LOCATE COMP "o_DPS_S_1[2]" SITE "U6" ;
LOCATE COMP "o_DPS_S_1[3]" SITE "U5" ;
LOCATE COMP "o_DPS_S_1[4]" SITE "J3" ;
LOCATE COMP "o_DPS_S_1[5]" SITE "T7" ;
LOCATE COMP "o_DPS_S_1[6]" SITE "W5" ;
LOCATE COMP "o_DPS_S_1[7]" SITE "U8" ;
LOCATE COMP "o_DPS_S_1[8]" SITE "Y1" ;
LOCATE COMP "o_DPS_S_1[9]" SITE "M2" ;
LOCATE COMP "o_DPS_S_1[10]" SITE "M7" ;
LOCATE COMP "o_DPS_S_1[11]" SITE "M5" ;
LOCATE COMP "o_DPS_S_1[12]" SITE "U7" ;
LOCATE COMP "o_DPS_S_1[13]" SITE "L1" ;
LOCATE COMP "o_DPS_S_1[14]" SITE "L2" ;
LOCATE COMP "o_DPS_S_1[15]" SITE "L5" ;
LOCATE COMP "o_DPS_S_2[0]" SITE "T19" ;
LOCATE COMP "o_DPS_S_2[1]" SITE "R19" ;
LOCATE COMP "o_DPS_S_2[2]" SITE "V22" ;
LOCATE COMP "o_DPS_S_2[3]" SITE "M18" ;
LOCATE COMP "o_DPS_S_2[4]" SITE "U19" ;
LOCATE COMP "o_DPS_S_2[5]" SITE "N16" ;
LOCATE COMP "o_DPS_S_2[6]" SITE "G16" ;
LOCATE COMP "o_DPS_S_2[7]" SITE "K16" ;
LOCATE COMP "o_DPS_S_2[8]" SITE "K18" ;
LOCATE COMP "o_DPS_S_2[9]" SITE "V17" ;
LOCATE COMP "o_DPS_S_2[10]" SITE "U22" ;
LOCATE COMP "o_DPS_S_2[11]" SITE "U17" ;
LOCATE COMP "o_DPS_S_2[12]" SITE "G17" ;
LOCATE COMP "o_DPS_S_2[13]" SITE "T20" ;
LOCATE COMP "o_DPS_S_2[14]" SITE "T16" ;
LOCATE COMP "o_DPS_S_2[15]" SITE "V21" ;
LOCATE COMP "o_DPS_S_3[0]" SITE "R2" ;
LOCATE COMP "o_DPS_S_3[1]" SITE "M1" ;
LOCATE COMP "o_DPS_S_3[2]" SITE "K7" ;
LOCATE COMP "o_DPS_S_3[3]" SITE "D3" ;
LOCATE COMP "o_DPS_S_3[4]" SITE "G2" ;
LOCATE COMP "o_DPS_S_3[5]" SITE "G1" ;
LOCATE COMP "o_DPS_S_3[6]" SITE "K1" ;
LOCATE COMP "o_DPS_S_3[7]" SITE "K3" ;
LOCATE COMP "o_DPS_S_3[8]" SITE "H5" ;
LOCATE COMP "o_DPS_S_3[9]" SITE "K5" ;
LOCATE COMP "o_DPS_S_3[10]" SITE "T4" ;
LOCATE COMP "o_DPS_S_3[11]" SITE "H1" ;
LOCATE COMP "o_DPS_S_3[12]" SITE "R3" ;
LOCATE COMP "o_DPS_S_3[13]" SITE "J5" ;
LOCATE COMP "o_DPS_S_3[14]" SITE "E2" ;
LOCATE COMP "o_DPS_S_3[15]" SITE "H6" ;
LOCATE COMP "o_DPS_S_4[0]" SITE "F20" ;
LOCATE COMP "o_DPS_S_4[1]" SITE "AA22" ;
LOCATE COMP "o_DPS_S_4[2]" SITE "M22" ;
LOCATE COMP "o_DPS_S_4[3]" SITE "T21" ;
LOCATE COMP "o_DPS_S_4[4]" SITE "N22" ;
LOCATE COMP "o_DPS_S_4[5]" SITE "Y20" ;
LOCATE COMP "o_DPS_S_4[6]" SITE "T22" ;
LOCATE COMP "o_DPS_S_4[7]" SITE "K21" ;
LOCATE COMP "o_DPS_S_4[8]" SITE "E22" ;
LOCATE COMP "o_DPS_S_4[9]" SITE "T18" ;
LOCATE COMP "o_DPS_S_4[10]" SITE "U18" ;
LOCATE COMP "o_DPS_S_4[11]" SITE "H21" ;
LOCATE COMP "o_DPS_S_4[12]" SITE "H20" ;
LOCATE COMP "o_DPS_S_4[13]" SITE "L20" ;
LOCATE COMP "o_DPS_S_4[14]" SITE "K20" ;
LOCATE COMP "o_DPS_S_4[15]" SITE "K22" ;
LOCATE COMP "o_FMC[0]" SITE "E4" ;
LOCATE COMP "o_FMC[1]" SITE "F4" ;
LOCATE COMP "o_FMC[2]" SITE "P7" ;
LOCATE COMP "o_FMC[3]" SITE "N7" ;
LOCATE COMP "o_FMMC[0]" SITE "C11" ;
LOCATE COMP "o_FMMC[1]" SITE "A2" ;
LOCATE COMP "o_FMMC[2]" SITE "AB2" ;
LOCATE COMP "o_FMMC[3]" SITE "AA3" ;
LOCATE COMP "o_FMMC[4]" SITE "Y4" ;
LOCATE COMP "o_FMMC[5]" SITE "Y5" ;
LOCATE COMP "o_SMC[0]" SITE "G6" ;
LOCATE COMP "o_SMC[1]" SITE "G5" ;
LOCATE COMP "o_SMC[2]" SITE "R7" ;
LOCATE COMP "o_SMC[3]" SITE "T6" ;
LOCATE COMP "o_SMMC[0]" SITE "B3" ;
LOCATE COMP "o_SMMC[1]" SITE "C4" ;
LOCATE COMP "o_SMMC[2]" SITE "Y3" ;
LOCATE COMP "o_SMMC[3]" SITE "AB3" ;
LOCATE COMP "o_SMMC[4]" SITE "AA4" ;
LOCATE COMP "o_SMMC[5]" SITE "AB5" ;
LOCATE COMP "o_DPSF_RC1" SITE "C6" ;
LOCATE COMP "o_DPSS_RC1" SITE "G8" ;
CPLD1/Reg_file.v
+1 -1
View File
@@ -35,7 +35,7 @@ module Reg_file (
// --- Parameters --- // --- Parameters ---
localparam REG_COUNT = 16; localparam REG_COUNT = 16;
localparam [23:0] localparam [23:0]
IDENT = 24'h200000 | 12'b0001_0001_0000, //CPLD1==1,version=1.1.0 IDENT = 24'h200000 | 12'b0001_0001_0010, //CPLD1==1,version=1.1.2
STATE_INIT = 24'h800000; STATE_INIT = 24'h800000;
// State Machine Definition // State Machine Definition
CPLD1/RelayConTop.v
+68 -17
View File
@@ -28,10 +28,27 @@ module RelayConTop (
output [1:0]o_RC_LOF, //Strange DMM_N port relay output [1:0]o_RC_LOF, //Strange DMM_N port relay
output [1:0]o_RC_LOS, output [1:0]o_RC_LOS,
output [31:0]o_PMU_OC_1, output [3:0]o_FMC ,
output [31:0]o_PMU_OC_2, output [3:0]o_SMC ,
output [31:0]o_PMU_OC_3, output [5:0]o_FMMC ,
output [31:0]o_PMU_OC_4 output [5:0]o_SMMC ,
output o_DPSF_RC1 ,
output o_DPSS_RC1 ,
output [15:0]o_PMU_OC_1,
output [15:0]o_PMU_OC_2,
output [15:0]o_PMU_OC_3,
output [15:0]o_PMU_OC_4,
output [15:0]o_DPS_F_1 ,
output [15:0]o_DPS_S_1 ,
output [15:0]o_DPS_F_2 ,
output [15:0]o_DPS_S_2 ,
output [15:0]o_DPS_F_3 ,
output [15:0]o_DPS_S_3 ,
output [15:0]o_DPS_F_4 ,
output [15:0]o_DPS_S_4
); );
wire [3:0]OC_x01; wire [3:0]OC_x01;
@@ -71,6 +88,19 @@ module RelayConTop (
wire [31:0]PMU_OC_3 ; wire [31:0]PMU_OC_3 ;
wire [31:0]PMU_OC_4 ; wire [31:0]PMU_OC_4 ;
//DPS PerChannel Force/Sense Control
wire [15:0]DPS_FS_1 ;
wire [15:0]DPS_FS_2 ;
wire [15:0]DPS_FS_3 ;
wire [15:0]DPS_FS_4 ;
//DPS Level Control
wire [3:0]FSMC ;
wire [5:0]FSMMC ;
//DPS Output Control
wire DPSFS_RC1 ;
//RL Control //RL Control
wire [17:0]RC_RLSel ; wire [17:0]RC_RLSel ;
@@ -148,6 +178,13 @@ module RelayConTop (
.o_PMU_OC_2(PMU_OC_2), .o_PMU_OC_2(PMU_OC_2),
.o_PMU_OC_3(PMU_OC_3), .o_PMU_OC_3(PMU_OC_3),
.o_PMU_OC_4(PMU_OC_4), .o_PMU_OC_4(PMU_OC_4),
.o_DPS_FS_1(DPS_FS_1),
.o_DPS_FS_2(DPS_FS_2),
.o_DPS_FS_3(DPS_FS_3),
.o_DPS_FS_4(DPS_FS_4),
.o_DPS_FSMC(FSMC),
.o_DPS_FSMMC(FSMMC),
.o_DPSFS_RC1(DPSFS_RC1),
.o_RC_VSel(RC_VSel), .o_RC_VSel(RC_VSel),
.o_RC_ISel(RC_ISel), .o_RC_ISel(RC_ISel),
.o_RC_LOFS(RC_LOFS), .o_RC_LOFS(RC_LOFS),
@@ -158,23 +195,21 @@ module RelayConTop (
assign o_con_done = con_done; assign o_con_done = con_done;
assign o_PMU_OC_1 = PMU_OC_1; //Low on PIO resource, we need to only set pins this CPLD handles
assign o_PMU_OC_1 = {PMU_OC_1[23:16],PMU_OC_1[7:0]};
assign o_PMU_OC_2 = PMU_OC_2; assign o_PMU_OC_2 = {PMU_OC_2[23:16],PMU_OC_2[7:0]};
assign o_PMU_OC_3 = {PMU_OC_3[23:16],PMU_OC_3[7:0]};
assign o_PMU_OC_3 = PMU_OC_3; assign o_PMU_OC_4 = {PMU_OC_4[23:16],PMU_OC_4[7:0]};
assign o_PMU_OC_4 = PMU_OC_4;
assign o_DMM_EN = DMM_EN; assign o_DMM_EN = DMM_EN;
assign o_IO_RC1 = IO_RC1; assign o_IO_RC1 = IO_RC1;
assign o_RC_T27 = RC_Tx[5]; assign o_RC_T27 = RC_Tx[0];
assign o_RC_T28 = RC_Tx[4]; assign o_RC_T28 = RC_Tx[1];
assign o_RC_T29 = RC_Tx[3]; assign o_RC_T29 = RC_Tx[2];
assign o_RC_T30 = RC_Tx[2]; assign o_RC_T30 = RC_Tx[3];
assign o_RC_T31 = RC_Tx[1]; assign o_RC_T31 = RC_Tx[4];
assign o_RC_T32 = RC_Tx[0]; assign o_RC_T32 = RC_Tx[5];
assign o_RC_RLSel = RC_RLSel; assign o_RC_RLSel = RC_RLSel;
assign o_RC_VSel = RC_VSel; assign o_RC_VSel = RC_VSel;
@@ -183,6 +218,22 @@ module RelayConTop (
assign o_RC_LOF = RC_LOFS; assign o_RC_LOF = RC_LOFS;
assign o_RC_LOS = RC_LOFS; assign o_RC_LOS = RC_LOFS;
assign o_DPS_F_1 = DPS_FS_1;
assign o_DPS_S_1 = DPS_FS_1;
assign o_DPS_F_2 = DPS_FS_2;
assign o_DPS_S_2 = DPS_FS_2;
assign o_DPS_F_3 = DPS_FS_3;
assign o_DPS_S_3 = DPS_FS_3;
assign o_DPS_F_4 = DPS_FS_4;
assign o_DPS_S_4 = DPS_FS_4;
assign o_FMC = FSMC ;
assign o_SMC = FSMC ;
assign o_FMMC = FSMMC ;
assign o_SMMC = FSMMC ;
assign o_DPSF_RC1 = DPSFS_RC1 ;
assign o_DPSS_RC1 = DPSFS_RC1 ;
assign o_err = bus_err_flag || reg_err_flag ||cpld_err_flag; assign o_err = bus_err_flag || reg_err_flag ||cpld_err_flag;
endmodule endmodule
CPLD1/debug.rvl
+159 -95
View File
@@ -1,10 +1,10 @@
<Project ModBy="Inserter" SigType="0" Name="C:/Users/testrong/Documents/Work/NewInstrCalBoard/2.FW/CPLD/CPLD1/debug.rvl" Date="2026-06-01"> <Project ModBy="Inserter" SigType="0" Name="C:/Users/testrong/Documents/Work/NewInstrCalBoard/2.FW/CPLD/CPLD1/debug.rvl" Date="2026-06-16">
<IP Version="1_6_042617"/> <IP Version="1_6_042617"/>
<Design DesignEntry="Schematic/Verilog HDL" Synthesis="synplify" DeviceFamily="MachXO2" DesignName="NewExtIns_CPLD1"/> <Design DesignEntry="Schematic/Verilog HDL" Synthesis="synplify" DeviceFamily="MachXO2" DesignName="NewExtIns_CPLD1"/>
<Core InsertDataset="0" Insert="1" Reveal_sig="696450588" Name="RelayConTop_LA0" ID="0"> <Core InsertDataset="0" Insert="1" Reveal_sig="698409536" Name="RelayConTop_LA0" ID="0">
<Setting> <Setting>
<Clock SampleClk="i_sys_clk" SampleEnable="0" EnableClk="" EnableClk_Pri="0"/> <Clock SampleClk="i_sys_clk" SampleEnable="0" EnableClk="" EnableClk_Pri="0"/>
<TraceBuffer Implementation="0" BitTimeStamp="0" hasTimeStamp="0" IncTrigSig="0" BufferDepth="2048"/> <TraceBuffer Implementation="0" BitTimeStamp="0" hasTimeStamp="0" IncTrigSig="0" BufferDepth="1024"/>
<Capture Mode="0" MinSamplesPerTrig="8"/> <Capture Mode="0" MinSamplesPerTrig="8"/>
<Event CntEnable="0" MaxEventCnt="8"/> <Event CntEnable="0" MaxEventCnt="8"/>
<TrigOut Polarity="0" MinPulseWidth="0" TrigOutNetType="1" EnableTrigOut="0" TrigOutNet="reveal_debug_RelayConTop_LA0_net"/> <TrigOut Polarity="0" MinPulseWidth="0" TrigOutNetType="1" EnableTrigOut="0" TrigOutNet="reveal_debug_RelayConTop_LA0_net"/>
@@ -12,105 +12,169 @@
</Setting> </Setting>
<Dataset Name="Base"> <Dataset Name="Base">
<Trace> <Trace>
<Sig Type="SIG" Name="BUS_Con_1/i_cs"/> <Bus Name="DPS_FS_1">
<Sig Type="SIG" Name="BUS_Con_1/i_sclk"/> <Sig Type="SIG" Name="DPS_FS_1:0"/>
<Sig Type="SIG" Name="BUS_Con_1/i_mosi"/> <Sig Type="SIG" Name="DPS_FS_1:1"/>
<Bus Name="BUS_Con_1/bit_cnt"> <Sig Type="SIG" Name="DPS_FS_1:2"/>
<Sig Type="SIG" Name="BUS_Con_1/bit_cnt:0"/> <Sig Type="SIG" Name="DPS_FS_1:3"/>
<Sig Type="SIG" Name="BUS_Con_1/bit_cnt:1"/> <Sig Type="SIG" Name="DPS_FS_1:4"/>
<Sig Type="SIG" Name="BUS_Con_1/bit_cnt:2"/> <Sig Type="SIG" Name="DPS_FS_1:5"/>
<Sig Type="SIG" Name="BUS_Con_1/bit_cnt:3"/> <Sig Type="SIG" Name="DPS_FS_1:6"/>
<Sig Type="SIG" Name="BUS_Con_1/bit_cnt:4"/> <Sig Type="SIG" Name="DPS_FS_1:7"/>
<Sig Type="SIG" Name="BUS_Con_1/bit_cnt:5"/> <Sig Type="SIG" Name="DPS_FS_1:8"/>
<Sig Type="SIG" Name="DPS_FS_1:9"/>
<Sig Type="SIG" Name="DPS_FS_1:10"/>
<Sig Type="SIG" Name="DPS_FS_1:11"/>
<Sig Type="SIG" Name="DPS_FS_1:12"/>
<Sig Type="SIG" Name="DPS_FS_1:13"/>
<Sig Type="SIG" Name="DPS_FS_1:14"/>
<Sig Type="SIG" Name="DPS_FS_1:15"/>
</Bus> </Bus>
<Bus Name="BUS_Con_1/recv_reg"> <Bus Name="DPS_FS_2">
<Sig Type="SIG" Name="BUS_Con_1/recv_reg:24"/> <Sig Type="SIG" Name="DPS_FS_2:0"/>
<Sig Type="SIG" Name="BUS_Con_1/recv_reg:25"/> <Sig Type="SIG" Name="DPS_FS_2:1"/>
<Sig Type="SIG" Name="BUS_Con_1/recv_reg:26"/> <Sig Type="SIG" Name="DPS_FS_2:2"/>
<Sig Type="SIG" Name="BUS_Con_1/recv_reg:27"/> <Sig Type="SIG" Name="DPS_FS_2:3"/>
<Sig Type="SIG" Name="BUS_Con_1/recv_reg:28"/> <Sig Type="SIG" Name="DPS_FS_2:4"/>
<Sig Type="SIG" Name="BUS_Con_1/recv_reg:29"/> <Sig Type="SIG" Name="DPS_FS_2:5"/>
<Sig Type="SIG" Name="BUS_Con_1/recv_reg:30"/> <Sig Type="SIG" Name="DPS_FS_2:6"/>
<Sig Type="SIG" Name="BUS_Con_1/recv_reg:31"/> <Sig Type="SIG" Name="DPS_FS_2:7"/>
<Sig Type="SIG" Name="DPS_FS_2:8"/>
<Sig Type="SIG" Name="DPS_FS_2:9"/>
<Sig Type="SIG" Name="DPS_FS_2:10"/>
<Sig Type="SIG" Name="DPS_FS_2:11"/>
<Sig Type="SIG" Name="DPS_FS_2:12"/>
<Sig Type="SIG" Name="DPS_FS_2:13"/>
<Sig Type="SIG" Name="DPS_FS_2:14"/>
<Sig Type="SIG" Name="DPS_FS_2:15"/>
</Bus> </Bus>
<Sig Type="SIG" Name="BUS_Con_1/data_ready"/> <Bus Name="DPS_FS_3">
<Bus Name="BUS_Con_1/o_addr"> <Sig Type="SIG" Name="DPS_FS_3:0"/>
<Sig Type="SIG" Name="BUS_Con_1/o_addr:0"/> <Sig Type="SIG" Name="DPS_FS_3:1"/>
<Sig Type="SIG" Name="BUS_Con_1/o_addr:1"/> <Sig Type="SIG" Name="DPS_FS_3:2"/>
<Sig Type="SIG" Name="BUS_Con_1/o_addr:2"/> <Sig Type="SIG" Name="DPS_FS_3:3"/>
<Sig Type="SIG" Name="BUS_Con_1/o_addr:3"/> <Sig Type="SIG" Name="DPS_FS_3:4"/>
<Sig Type="SIG" Name="BUS_Con_1/o_addr:4"/> <Sig Type="SIG" Name="DPS_FS_3:5"/>
<Sig Type="SIG" Name="BUS_Con_1/o_addr:5"/> <Sig Type="SIG" Name="DPS_FS_3:6"/>
<Sig Type="SIG" Name="BUS_Con_1/o_addr:6"/> <Sig Type="SIG" Name="DPS_FS_3:7"/>
<Sig Type="SIG" Name="DPS_FS_3:8"/>
<Sig Type="SIG" Name="DPS_FS_3:9"/>
<Sig Type="SIG" Name="DPS_FS_3:10"/>
<Sig Type="SIG" Name="DPS_FS_3:11"/>
<Sig Type="SIG" Name="DPS_FS_3:12"/>
<Sig Type="SIG" Name="DPS_FS_3:13"/>
<Sig Type="SIG" Name="DPS_FS_3:14"/>
<Sig Type="SIG" Name="DPS_FS_3:15"/>
</Bus> </Bus>
<Sig Type="SIG" Name="BUS_Con_1/i_rvalid"/> <Bus Name="DPS_FS_4">
<Bus Name="BUS_Con_1/miso_shift"> <Sig Type="SIG" Name="DPS_FS_4:0"/>
<Sig Type="SIG" Name="BUS_Con_1/miso_shift:0"/> <Sig Type="SIG" Name="DPS_FS_4:1"/>
<Sig Type="SIG" Name="BUS_Con_1/miso_shift:1"/> <Sig Type="SIG" Name="DPS_FS_4:2"/>
<Sig Type="SIG" Name="BUS_Con_1/miso_shift:2"/> <Sig Type="SIG" Name="DPS_FS_4:3"/>
<Sig Type="SIG" Name="BUS_Con_1/miso_shift:3"/> <Sig Type="SIG" Name="DPS_FS_4:4"/>
<Sig Type="SIG" Name="BUS_Con_1/miso_shift:4"/> <Sig Type="SIG" Name="DPS_FS_4:5"/>
<Sig Type="SIG" Name="BUS_Con_1/miso_shift:5"/> <Sig Type="SIG" Name="DPS_FS_4:6"/>
<Sig Type="SIG" Name="BUS_Con_1/miso_shift:6"/> <Sig Type="SIG" Name="DPS_FS_4:7"/>
<Sig Type="SIG" Name="BUS_Con_1/miso_shift:7"/> <Sig Type="SIG" Name="DPS_FS_4:8"/>
<Sig Type="SIG" Name="BUS_Con_1/miso_shift:8"/> <Sig Type="SIG" Name="DPS_FS_4:9"/>
<Sig Type="SIG" Name="BUS_Con_1/miso_shift:9"/> <Sig Type="SIG" Name="DPS_FS_4:10"/>
<Sig Type="SIG" Name="BUS_Con_1/miso_shift:10"/> <Sig Type="SIG" Name="DPS_FS_4:11"/>
<Sig Type="SIG" Name="BUS_Con_1/miso_shift:11"/> <Sig Type="SIG" Name="DPS_FS_4:12"/>
<Sig Type="SIG" Name="BUS_Con_1/miso_shift:12"/> <Sig Type="SIG" Name="DPS_FS_4:13"/>
<Sig Type="SIG" Name="BUS_Con_1/miso_shift:13"/> <Sig Type="SIG" Name="DPS_FS_4:14"/>
<Sig Type="SIG" Name="BUS_Con_1/miso_shift:14"/> <Sig Type="SIG" Name="DPS_FS_4:15"/>
<Sig Type="SIG" Name="BUS_Con_1/miso_shift:15"/>
<Sig Type="SIG" Name="BUS_Con_1/miso_shift:16"/>
<Sig Type="SIG" Name="BUS_Con_1/miso_shift:17"/>
<Sig Type="SIG" Name="BUS_Con_1/miso_shift:18"/>
<Sig Type="SIG" Name="BUS_Con_1/miso_shift:19"/>
<Sig Type="SIG" Name="BUS_Con_1/miso_shift:20"/>
<Sig Type="SIG" Name="BUS_Con_1/miso_shift:21"/>
<Sig Type="SIG" Name="BUS_Con_1/miso_shift:22"/>
<Sig Type="SIG" Name="BUS_Con_1/miso_shift:23"/>
<Sig Type="SIG" Name="BUS_Con_1/miso_shift:24"/>
<Sig Type="SIG" Name="BUS_Con_1/miso_shift:25"/>
<Sig Type="SIG" Name="BUS_Con_1/miso_shift:26"/>
<Sig Type="SIG" Name="BUS_Con_1/miso_shift:27"/>
<Sig Type="SIG" Name="BUS_Con_1/miso_shift:28"/>
<Sig Type="SIG" Name="BUS_Con_1/miso_shift:29"/>
<Sig Type="SIG" Name="BUS_Con_1/miso_shift:30"/>
<Sig Type="SIG" Name="BUS_Con_1/miso_shift:31"/>
</Bus> </Bus>
<Sig Type="SIG" Name="BUS_Con_1/o_miso"/> <Bus Name="FSMC">
<Bus Name="BUS_Con_1/i_rdata"> <Sig Type="SIG" Name="FSMC:0"/>
<Sig Type="SIG" Name="BUS_Con_1/i_rdata:0"/> <Sig Type="SIG" Name="FSMC:1"/>
<Sig Type="SIG" Name="BUS_Con_1/i_rdata:1"/> <Sig Type="SIG" Name="FSMC:2"/>
<Sig Type="SIG" Name="BUS_Con_1/i_rdata:2"/> <Sig Type="SIG" Name="FSMC:3"/>
<Sig Type="SIG" Name="BUS_Con_1/i_rdata:3"/> </Bus>
<Sig Type="SIG" Name="BUS_Con_1/i_rdata:4"/> <Bus Name="FSMMC">
<Sig Type="SIG" Name="BUS_Con_1/i_rdata:5"/> <Sig Type="SIG" Name="FSMMC:0"/>
<Sig Type="SIG" Name="BUS_Con_1/i_rdata:6"/> <Sig Type="SIG" Name="FSMMC:1"/>
<Sig Type="SIG" Name="BUS_Con_1/i_rdata:7"/> <Sig Type="SIG" Name="FSMMC:2"/>
<Sig Type="SIG" Name="BUS_Con_1/i_rdata:8"/> <Sig Type="SIG" Name="FSMMC:3"/>
<Sig Type="SIG" Name="BUS_Con_1/i_rdata:9"/> <Sig Type="SIG" Name="FSMMC:4"/>
<Sig Type="SIG" Name="BUS_Con_1/i_rdata:10"/> <Sig Type="SIG" Name="FSMMC:5"/>
<Sig Type="SIG" Name="BUS_Con_1/i_rdata:11"/> </Bus>
<Sig Type="SIG" Name="BUS_Con_1/i_rdata:12"/> <Sig Type="SIG" Name="DPSFS_RC1"/>
<Sig Type="SIG" Name="BUS_Con_1/i_rdata:13"/> <Bus Name="o_PMU_OC_1">
<Sig Type="SIG" Name="BUS_Con_1/i_rdata:14"/> <Sig Type="SIG" Name="o_PMU_OC_1:0"/>
<Sig Type="SIG" Name="BUS_Con_1/i_rdata:15"/> <Sig Type="SIG" Name="o_PMU_OC_1:1"/>
<Sig Type="SIG" Name="BUS_Con_1/i_rdata:16"/> <Sig Type="SIG" Name="o_PMU_OC_1:2"/>
<Sig Type="SIG" Name="BUS_Con_1/i_rdata:17"/> <Sig Type="SIG" Name="o_PMU_OC_1:3"/>
<Sig Type="SIG" Name="BUS_Con_1/i_rdata:18"/> <Sig Type="SIG" Name="o_PMU_OC_1:4"/>
<Sig Type="SIG" Name="BUS_Con_1/i_rdata:19"/> <Sig Type="SIG" Name="o_PMU_OC_1:5"/>
<Sig Type="SIG" Name="BUS_Con_1/i_rdata:20"/> <Sig Type="SIG" Name="o_PMU_OC_1:6"/>
<Sig Type="SIG" Name="BUS_Con_1/i_rdata:21"/> <Sig Type="SIG" Name="o_PMU_OC_1:7"/>
<Sig Type="SIG" Name="BUS_Con_1/i_rdata:22"/> <Sig Type="SIG" Name="o_PMU_OC_1:8"/>
<Sig Type="SIG" Name="BUS_Con_1/i_rdata:23"/> <Sig Type="SIG" Name="o_PMU_OC_1:9"/>
<Sig Type="SIG" Name="o_PMU_OC_1:10"/>
<Sig Type="SIG" Name="o_PMU_OC_1:11"/>
<Sig Type="SIG" Name="o_PMU_OC_1:12"/>
<Sig Type="SIG" Name="o_PMU_OC_1:13"/>
<Sig Type="SIG" Name="o_PMU_OC_1:14"/>
<Sig Type="SIG" Name="o_PMU_OC_1:15"/>
</Bus>
<Bus Name="o_PMU_OC_2">
<Sig Type="SIG" Name="o_PMU_OC_2:0"/>
<Sig Type="SIG" Name="o_PMU_OC_2:1"/>
<Sig Type="SIG" Name="o_PMU_OC_2:2"/>
<Sig Type="SIG" Name="o_PMU_OC_2:3"/>
<Sig Type="SIG" Name="o_PMU_OC_2:4"/>
<Sig Type="SIG" Name="o_PMU_OC_2:5"/>
<Sig Type="SIG" Name="o_PMU_OC_2:6"/>
<Sig Type="SIG" Name="o_PMU_OC_2:7"/>
<Sig Type="SIG" Name="o_PMU_OC_2:8"/>
<Sig Type="SIG" Name="o_PMU_OC_2:9"/>
<Sig Type="SIG" Name="o_PMU_OC_2:10"/>
<Sig Type="SIG" Name="o_PMU_OC_2:11"/>
<Sig Type="SIG" Name="o_PMU_OC_2:12"/>
<Sig Type="SIG" Name="o_PMU_OC_2:13"/>
<Sig Type="SIG" Name="o_PMU_OC_2:14"/>
<Sig Type="SIG" Name="o_PMU_OC_2:15"/>
</Bus>
<Bus Name="o_PMU_OC_3">
<Sig Type="SIG" Name="o_PMU_OC_3:0"/>
<Sig Type="SIG" Name="o_PMU_OC_3:1"/>
<Sig Type="SIG" Name="o_PMU_OC_3:2"/>
<Sig Type="SIG" Name="o_PMU_OC_3:3"/>
<Sig Type="SIG" Name="o_PMU_OC_3:4"/>
<Sig Type="SIG" Name="o_PMU_OC_3:5"/>
<Sig Type="SIG" Name="o_PMU_OC_3:6"/>
<Sig Type="SIG" Name="o_PMU_OC_3:7"/>
<Sig Type="SIG" Name="o_PMU_OC_3:8"/>
<Sig Type="SIG" Name="o_PMU_OC_3:9"/>
<Sig Type="SIG" Name="o_PMU_OC_3:10"/>
<Sig Type="SIG" Name="o_PMU_OC_3:11"/>
<Sig Type="SIG" Name="o_PMU_OC_3:12"/>
<Sig Type="SIG" Name="o_PMU_OC_3:13"/>
<Sig Type="SIG" Name="o_PMU_OC_3:14"/>
<Sig Type="SIG" Name="o_PMU_OC_3:15"/>
</Bus>
<Bus Name="o_PMU_OC_4">
<Sig Type="SIG" Name="o_PMU_OC_4:0"/>
<Sig Type="SIG" Name="o_PMU_OC_4:1"/>
<Sig Type="SIG" Name="o_PMU_OC_4:2"/>
<Sig Type="SIG" Name="o_PMU_OC_4:3"/>
<Sig Type="SIG" Name="o_PMU_OC_4:4"/>
<Sig Type="SIG" Name="o_PMU_OC_4:5"/>
<Sig Type="SIG" Name="o_PMU_OC_4:6"/>
<Sig Type="SIG" Name="o_PMU_OC_4:7"/>
<Sig Type="SIG" Name="o_PMU_OC_4:8"/>
<Sig Type="SIG" Name="o_PMU_OC_4:9"/>
<Sig Type="SIG" Name="o_PMU_OC_4:10"/>
<Sig Type="SIG" Name="o_PMU_OC_4:11"/>
<Sig Type="SIG" Name="o_PMU_OC_4:12"/>
<Sig Type="SIG" Name="o_PMU_OC_4:13"/>
<Sig Type="SIG" Name="o_PMU_OC_4:14"/>
<Sig Type="SIG" Name="o_PMU_OC_4:15"/>
</Bus> </Bus>
</Trace> </Trace>
<Trigger> <Trigger>
<TU Serialbits="0" Type="0" ID="1" Sig="i_rst_n,"/> <TU Serialbits="0" Type="0" ID="1" Sig="con_exec,"/>
<TU Serialbits="0" Type="0" ID="2" Sig="i_cs,"/> <TE MaxSequence="1" MaxEvnCnt="1" ID="1" Resource="1"/>
<TE MaxSequence="2" MaxEvnCnt="1" ID="1" Resource="0"/>
<TE MaxSequence="2" MaxEvnCnt="1" ID="2" Resource="0"/>
</Trigger> </Trigger>
</Dataset> </Dataset>
</Core> </Core>
CPLD1/debug.rvs
+160 -96
View File
@@ -1,111 +1,175 @@
<Project ModBy="Inserter" Name="C:/Users/testrong/Documents/Work/NewInstrCalBoard/2.FW/CPLD/CPLD1/debug.rvl" Date="2026-06-01"> <Project ModBy="Inserter" Name="C:/Users/testrong/Documents/Work/NewInstrCalBoard/2.FW/CPLD/CPLD1/debug.rvl" Date="2026-06-16">
<Core Name="RelayConTop_LA0"> <Core Name="RelayConTop_LA0">
<Setting> <Setting>
<Capture SamplesPerTrig="2048" NumTrigsCap="1"/> <Capture SamplesPerTrig="1" NumTrigsCap=""/>
<Event EventCnt="0" CntEnableRun="0"/> <Event EventCnt="" CntEnableRun=""/>
<TrigSetting PreTrgSamples="" AND_ALL="0" PostTrgSamples="" TURadix="0"/> <TrigSetting PreTrgSamples="" AND_ALL="" PostTrgSamples="" TURadix="0"/>
</Setting> </Setting>
<Dataset Name="Base"> <Dataset Name="Base">
<Trace> <Trace>
<Sig Name="BUS_Con_1/i_cs"/> <Bus Name="DPS_FS_1" Radix="0">
<Sig Name="BUS_Con_1/i_sclk"/> <Sig Name="DPS_FS_1:0"/>
<Sig Name="BUS_Con_1/i_mosi"/> <Sig Name="DPS_FS_1:1"/>
<Bus Name="BUS_Con_1/bit_cnt" Radix="0"> <Sig Name="DPS_FS_1:2"/>
<Sig Name="BUS_Con_1/bit_cnt:0"/> <Sig Name="DPS_FS_1:3"/>
<Sig Name="BUS_Con_1/bit_cnt:1"/> <Sig Name="DPS_FS_1:4"/>
<Sig Name="BUS_Con_1/bit_cnt:2"/> <Sig Name="DPS_FS_1:5"/>
<Sig Name="BUS_Con_1/bit_cnt:3"/> <Sig Name="DPS_FS_1:6"/>
<Sig Name="BUS_Con_1/bit_cnt:4"/> <Sig Name="DPS_FS_1:7"/>
<Sig Name="BUS_Con_1/bit_cnt:5"/> <Sig Name="DPS_FS_1:8"/>
<Sig Name="DPS_FS_1:9"/>
<Sig Name="DPS_FS_1:10"/>
<Sig Name="DPS_FS_1:11"/>
<Sig Name="DPS_FS_1:12"/>
<Sig Name="DPS_FS_1:13"/>
<Sig Name="DPS_FS_1:14"/>
<Sig Name="DPS_FS_1:15"/>
</Bus> </Bus>
<Bus Name="BUS_Con_1/recv_reg" Radix="0"> <Bus Name="DPS_FS_2" Radix="0">
<Sig Name="BUS_Con_1/recv_reg:24"/> <Sig Name="DPS_FS_2:0"/>
<Sig Name="BUS_Con_1/recv_reg:25"/> <Sig Name="DPS_FS_2:1"/>
<Sig Name="BUS_Con_1/recv_reg:26"/> <Sig Name="DPS_FS_2:2"/>
<Sig Name="BUS_Con_1/recv_reg:27"/> <Sig Name="DPS_FS_2:3"/>
<Sig Name="BUS_Con_1/recv_reg:28"/> <Sig Name="DPS_FS_2:4"/>
<Sig Name="BUS_Con_1/recv_reg:29"/> <Sig Name="DPS_FS_2:5"/>
<Sig Name="BUS_Con_1/recv_reg:30"/> <Sig Name="DPS_FS_2:6"/>
<Sig Name="BUS_Con_1/recv_reg:31"/> <Sig Name="DPS_FS_2:7"/>
<Sig Name="DPS_FS_2:8"/>
<Sig Name="DPS_FS_2:9"/>
<Sig Name="DPS_FS_2:10"/>
<Sig Name="DPS_FS_2:11"/>
<Sig Name="DPS_FS_2:12"/>
<Sig Name="DPS_FS_2:13"/>
<Sig Name="DPS_FS_2:14"/>
<Sig Name="DPS_FS_2:15"/>
</Bus> </Bus>
<Sig Name="BUS_Con_1/data_ready"/> <Bus Name="DPS_FS_3" Radix="0">
<Bus Name="BUS_Con_1/o_addr" Radix="0"> <Sig Name="DPS_FS_3:0"/>
<Sig Name="BUS_Con_1/o_addr:0"/> <Sig Name="DPS_FS_3:1"/>
<Sig Name="BUS_Con_1/o_addr:1"/> <Sig Name="DPS_FS_3:2"/>
<Sig Name="BUS_Con_1/o_addr:2"/> <Sig Name="DPS_FS_3:3"/>
<Sig Name="BUS_Con_1/o_addr:3"/> <Sig Name="DPS_FS_3:4"/>
<Sig Name="BUS_Con_1/o_addr:4"/> <Sig Name="DPS_FS_3:5"/>
<Sig Name="BUS_Con_1/o_addr:5"/> <Sig Name="DPS_FS_3:6"/>
<Sig Name="BUS_Con_1/o_addr:6"/> <Sig Name="DPS_FS_3:7"/>
<Sig Name="DPS_FS_3:8"/>
<Sig Name="DPS_FS_3:9"/>
<Sig Name="DPS_FS_3:10"/>
<Sig Name="DPS_FS_3:11"/>
<Sig Name="DPS_FS_3:12"/>
<Sig Name="DPS_FS_3:13"/>
<Sig Name="DPS_FS_3:14"/>
<Sig Name="DPS_FS_3:15"/>
</Bus> </Bus>
<Sig Name="BUS_Con_1/i_rvalid"/> <Bus Name="DPS_FS_4" Radix="0">
<Bus Name="BUS_Con_1/miso_shift" Radix="0"> <Sig Name="DPS_FS_4:0"/>
<Sig Name="BUS_Con_1/miso_shift:0"/> <Sig Name="DPS_FS_4:1"/>
<Sig Name="BUS_Con_1/miso_shift:1"/> <Sig Name="DPS_FS_4:2"/>
<Sig Name="BUS_Con_1/miso_shift:2"/> <Sig Name="DPS_FS_4:3"/>
<Sig Name="BUS_Con_1/miso_shift:3"/> <Sig Name="DPS_FS_4:4"/>
<Sig Name="BUS_Con_1/miso_shift:4"/> <Sig Name="DPS_FS_4:5"/>
<Sig Name="BUS_Con_1/miso_shift:5"/> <Sig Name="DPS_FS_4:6"/>
<Sig Name="BUS_Con_1/miso_shift:6"/> <Sig Name="DPS_FS_4:7"/>
<Sig Name="BUS_Con_1/miso_shift:7"/> <Sig Name="DPS_FS_4:8"/>
<Sig Name="BUS_Con_1/miso_shift:8"/> <Sig Name="DPS_FS_4:9"/>
<Sig Name="BUS_Con_1/miso_shift:9"/> <Sig Name="DPS_FS_4:10"/>
<Sig Name="BUS_Con_1/miso_shift:10"/> <Sig Name="DPS_FS_4:11"/>
<Sig Name="BUS_Con_1/miso_shift:11"/> <Sig Name="DPS_FS_4:12"/>
<Sig Name="BUS_Con_1/miso_shift:12"/> <Sig Name="DPS_FS_4:13"/>
<Sig Name="BUS_Con_1/miso_shift:13"/> <Sig Name="DPS_FS_4:14"/>
<Sig Name="BUS_Con_1/miso_shift:14"/> <Sig Name="DPS_FS_4:15"/>
<Sig Name="BUS_Con_1/miso_shift:15"/>
<Sig Name="BUS_Con_1/miso_shift:16"/>
<Sig Name="BUS_Con_1/miso_shift:17"/>
<Sig Name="BUS_Con_1/miso_shift:18"/>
<Sig Name="BUS_Con_1/miso_shift:19"/>
<Sig Name="BUS_Con_1/miso_shift:20"/>
<Sig Name="BUS_Con_1/miso_shift:21"/>
<Sig Name="BUS_Con_1/miso_shift:22"/>
<Sig Name="BUS_Con_1/miso_shift:23"/>
<Sig Name="BUS_Con_1/miso_shift:24"/>
<Sig Name="BUS_Con_1/miso_shift:25"/>
<Sig Name="BUS_Con_1/miso_shift:26"/>
<Sig Name="BUS_Con_1/miso_shift:27"/>
<Sig Name="BUS_Con_1/miso_shift:28"/>
<Sig Name="BUS_Con_1/miso_shift:29"/>
<Sig Name="BUS_Con_1/miso_shift:30"/>
<Sig Name="BUS_Con_1/miso_shift:31"/>
</Bus> </Bus>
<Sig Name="BUS_Con_1/o_miso"/> <Bus Name="FSMC" Radix="0">
<Bus Name="BUS_Con_1/i_rdata" Radix="0"> <Sig Name="FSMC:0"/>
<Sig Name="BUS_Con_1/i_rdata:0"/> <Sig Name="FSMC:1"/>
<Sig Name="BUS_Con_1/i_rdata:1"/> <Sig Name="FSMC:2"/>
<Sig Name="BUS_Con_1/i_rdata:2"/> <Sig Name="FSMC:3"/>
<Sig Name="BUS_Con_1/i_rdata:3"/> </Bus>
<Sig Name="BUS_Con_1/i_rdata:4"/> <Bus Name="FSMMC" Radix="0">
<Sig Name="BUS_Con_1/i_rdata:5"/> <Sig Name="FSMMC:0"/>
<Sig Name="BUS_Con_1/i_rdata:6"/> <Sig Name="FSMMC:1"/>
<Sig Name="BUS_Con_1/i_rdata:7"/> <Sig Name="FSMMC:2"/>
<Sig Name="BUS_Con_1/i_rdata:8"/> <Sig Name="FSMMC:3"/>
<Sig Name="BUS_Con_1/i_rdata:9"/> <Sig Name="FSMMC:4"/>
<Sig Name="BUS_Con_1/i_rdata:10"/> <Sig Name="FSMMC:5"/>
<Sig Name="BUS_Con_1/i_rdata:11"/> </Bus>
<Sig Name="BUS_Con_1/i_rdata:12"/> <Sig Name="DPSFS_RC1"/>
<Sig Name="BUS_Con_1/i_rdata:13"/> <Bus Name="o_PMU_OC_1" Radix="0">
<Sig Name="BUS_Con_1/i_rdata:14"/> <Sig Name="o_PMU_OC_1:0"/>
<Sig Name="BUS_Con_1/i_rdata:15"/> <Sig Name="o_PMU_OC_1:1"/>
<Sig Name="BUS_Con_1/i_rdata:16"/> <Sig Name="o_PMU_OC_1:2"/>
<Sig Name="BUS_Con_1/i_rdata:17"/> <Sig Name="o_PMU_OC_1:3"/>
<Sig Name="BUS_Con_1/i_rdata:18"/> <Sig Name="o_PMU_OC_1:4"/>
<Sig Name="BUS_Con_1/i_rdata:19"/> <Sig Name="o_PMU_OC_1:5"/>
<Sig Name="BUS_Con_1/i_rdata:20"/> <Sig Name="o_PMU_OC_1:6"/>
<Sig Name="BUS_Con_1/i_rdata:21"/> <Sig Name="o_PMU_OC_1:7"/>
<Sig Name="BUS_Con_1/i_rdata:22"/> <Sig Name="o_PMU_OC_1:8"/>
<Sig Name="BUS_Con_1/i_rdata:23"/> <Sig Name="o_PMU_OC_1:9"/>
<Sig Name="o_PMU_OC_1:10"/>
<Sig Name="o_PMU_OC_1:11"/>
<Sig Name="o_PMU_OC_1:12"/>
<Sig Name="o_PMU_OC_1:13"/>
<Sig Name="o_PMU_OC_1:14"/>
<Sig Name="o_PMU_OC_1:15"/>
</Bus>
<Bus Name="o_PMU_OC_2" Radix="0">
<Sig Name="o_PMU_OC_2:0"/>
<Sig Name="o_PMU_OC_2:1"/>
<Sig Name="o_PMU_OC_2:2"/>
<Sig Name="o_PMU_OC_2:3"/>
<Sig Name="o_PMU_OC_2:4"/>
<Sig Name="o_PMU_OC_2:5"/>
<Sig Name="o_PMU_OC_2:6"/>
<Sig Name="o_PMU_OC_2:7"/>
<Sig Name="o_PMU_OC_2:8"/>
<Sig Name="o_PMU_OC_2:9"/>
<Sig Name="o_PMU_OC_2:10"/>
<Sig Name="o_PMU_OC_2:11"/>
<Sig Name="o_PMU_OC_2:12"/>
<Sig Name="o_PMU_OC_2:13"/>
<Sig Name="o_PMU_OC_2:14"/>
<Sig Name="o_PMU_OC_2:15"/>
</Bus>
<Bus Name="o_PMU_OC_3" Radix="0">
<Sig Name="o_PMU_OC_3:0"/>
<Sig Name="o_PMU_OC_3:1"/>
<Sig Name="o_PMU_OC_3:2"/>
<Sig Name="o_PMU_OC_3:3"/>
<Sig Name="o_PMU_OC_3:4"/>
<Sig Name="o_PMU_OC_3:5"/>
<Sig Name="o_PMU_OC_3:6"/>
<Sig Name="o_PMU_OC_3:7"/>
<Sig Name="o_PMU_OC_3:8"/>
<Sig Name="o_PMU_OC_3:9"/>
<Sig Name="o_PMU_OC_3:10"/>
<Sig Name="o_PMU_OC_3:11"/>
<Sig Name="o_PMU_OC_3:12"/>
<Sig Name="o_PMU_OC_3:13"/>
<Sig Name="o_PMU_OC_3:14"/>
<Sig Name="o_PMU_OC_3:15"/>
</Bus>
<Bus Name="o_PMU_OC_4" Radix="0">
<Sig Name="o_PMU_OC_4:0"/>
<Sig Name="o_PMU_OC_4:1"/>
<Sig Name="o_PMU_OC_4:2"/>
<Sig Name="o_PMU_OC_4:3"/>
<Sig Name="o_PMU_OC_4:4"/>
<Sig Name="o_PMU_OC_4:5"/>
<Sig Name="o_PMU_OC_4:6"/>
<Sig Name="o_PMU_OC_4:7"/>
<Sig Name="o_PMU_OC_4:8"/>
<Sig Name="o_PMU_OC_4:9"/>
<Sig Name="o_PMU_OC_4:10"/>
<Sig Name="o_PMU_OC_4:11"/>
<Sig Name="o_PMU_OC_4:12"/>
<Sig Name="o_PMU_OC_4:13"/>
<Sig Name="o_PMU_OC_4:14"/>
<Sig Name="o_PMU_OC_4:15"/>
</Bus> </Bus>
</Trace> </Trace>
<Trigger> <Trigger>
<TU Operator="7" Name="TU2" ID="1" Value="0" Radix="0"/> <TU Operator="6" Name="TU1" ID="1" Value="0" Radix="0"/>
<TU Operator="7" Name="TU3" ID="2" Value="0" Radix="0"/> <TE Enable="1" Expression="TU1" Name="TE1" ID="1"/>
<TE Enable="1" Expression="TU2" Name="TE2" ID="1"/>
<TE Enable="1" Expression="TU3" Name="TE3" ID="2"/>
</Trigger> </Trigger>
</Dataset> </Dataset>
</Core> </Core>
CPLD1/impl1/NewExtIns_CPLD1_impl1.jed
+3840 -3754
View File
File diff suppressed because it is too large Load Diff
CPLD1/impl1/NewExtIns_CPLD1_impl1_mapvo.vo
+59589 -19603
View File
File diff suppressed because it is too large Load Diff
CPLD1/impl1/impl1.xcf
+2 -2
View File
@@ -20,8 +20,8 @@
<BScanVal>0</BScanVal> <BScanVal>0</BScanVal>
</Bypass> </Bypass>
<File>C:/Users/testrong/Documents/Work/NewInstrCalBoard/2.FW/CPLD/CPLD1/impl1/NewExtIns_CPLD1_impl1.jed</File> <File>C:/Users/testrong/Documents/Work/NewInstrCalBoard/2.FW/CPLD/CPLD1/impl1/NewExtIns_CPLD1_impl1.jed</File>
<FileTime>05/29/26 15:43:40</FileTime> <FileTime>06/04/26 14:18:11</FileTime>
<JedecChecksum>0x092E</JedecChecksum> <JedecChecksum>0x5D88</JedecChecksum>
<Operation>FLASH Erase,Program,Verify</Operation> <Operation>FLASH Erase,Program,Verify</Operation>
<Option> <Option>
<SVFVendor>JTAG STANDARD</SVFVendor> <SVFVendor>JTAG STANDARD</SVFVendor>
CPLD1/tb_RelayConTop/tb_RelayConTop.sort
+6 -2
View File
@@ -1,3 +1,7 @@
/home/ly0kos/work/prj/New_CalBoard/2.FW/CPLD1/tb_RelayConTop.sv C:/Users/testrong/Documents/Work/NewInstrCalBoard/2.FW/CPLD/CPLD1/Reg_file.v
/home/ly0kos/work/prj/New_CalBoard/2.FW/CPLD1/RelayConTop_tf.v C:/Users/testrong/Documents/Work/NewInstrCalBoard/2.FW/CPLD/CPLD1/BUS_Con.v
C:/Users/testrong/Documents/Work/NewInstrCalBoard/2.FW/CPLD/CPLD1/RelayConTop.v
C:/Users/testrong/Documents/Work/NewInstrCalBoard/2.FW/CPLD/CPLD1/tb_RelayConTop.sv
C:/Users/testrong/Documents/Work/NewInstrCalBoard/2.FW/CPLD/CPLD1/RelayConTop_tf.v
C:/Users/testrong/Documents/Work/NewInstrCalBoard/2.FW/CPLD/CPLD1/CPLD_Con.v
CPLD1/tb_SPI_RegRW_formal.sv
+544
View File
@@ -0,0 +1,544 @@
//------------------------------------------------------------------------------
//
// Testbench: CPLD1 - SPI Formal Verification
// Project: NewCalBoard DIG
// Tool: Lattice Diamond Verilog-2001 / QuestaSim (Lattice OEM)
// Purpose: Formal verification of SPI protocol using explicit checks
//
// Interface: 4 wires only (i_sclk, i_cs, i_mosi, o_miso)
//
// Protocol:
// Write: [1][Addr:7b][Data:24b] = 32 bits
// Read: [0][Addr:7b][Don'tCare:24b] -> MISO returns [8'h00][24-bit rdata]
//
// Properties Verified (Explicit Checks):
// P1: Frame structure - 32-bit transfer on CS assertion
// P2: Write frame format - MSB first, write bit = 1
// P3: Read frame format - MSB first, read bit = 0
// P4: MISO response on read - 8'h00 prefix + 24-bit rdata
// P5: CS alignment - transfer completes within one CS low window
// P6: Register write persistence - written value survives subsequent reads
// P7: IDENT register read-only - always returns 24'h200110
// P8: MISO shift timing - data shifts out on falling edge (Mode 0)
// P9: No spurious MISO transitions during CS high
// P10: Sequential transfers - independent frame boundaries
// P11: Boundary conditions - min/max/alternate bit patterns
//
//------------------------------------------------------------------------------
`timescale 1ns / 1ps
`define SYS_CLK_PERIOD 20 // 50 MHz system clock
`define SPI_CLK_PERIOD 400 // 1 MHz SPI clock
`define BITS_PER_FRAME 32
module tb_SPI_RegRW_formal;
//==========================================================================
// Clock & Reset
//==========================================================================
reg i_sys_clk;
reg i_rst_n;
// SPI interface - exactly 4 wires, matching real hardware
reg i_sclk;
reg i_cs;
reg i_mosi;
wire o_miso;
// Clock generation
initial begin
i_sys_clk = 0;
forever #(`SYS_CLK_PERIOD / 2) i_sys_clk = ~i_sys_clk;
end
initial begin
i_sclk = 0;
forever #(`SPI_CLK_PERIOD / 2) i_sclk = ~i_sclk;
end
//==========================================================================
// DUT instantiation - 4 SPI wires only
//==========================================================================
RelayConTop DUT (
.i_sys_clk(i_sys_clk),
.i_rst_n (i_rst_n),
.i_sclk (i_sclk),
.i_mosi (i_mosi),
.i_cs (i_cs),
.o_miso (o_miso)
);
//==========================================================================
// Internal signals for formal verification
//==========================================================================
reg [31:0] formal_cmd; // Command being sent
reg [31:0] formal_rdata; // Captured response
reg formal_pass; // Overall pass flag
reg formal_fail; // Overall fail flag
integer formal_fail_count;
integer formal_pass_count;
integer formal_total_count;
integer bit_idx;
//==========================================================================
// Formal Stimulus Generator Tasks
//==========================================================================
// Generate a 32-bit frame on the SPI bus
// Mode 0 (CPOL=0, CPHA=0): MSB first, data setup on falling edge
task formal_send_frame;
input [31:0] cmd;
begin
formal_cmd = cmd;
// Wait for a stable point, then assert CS
@(negedge i_sclk);
i_cs = 1'b0;
i_mosi = cmd[31];
// Shift out 32 bits MSB first
for (bit_idx = 31; bit_idx >= 0; bit_idx = bit_idx - 1) begin
@(posedge i_sclk); // DUT samples MOSI on rising edge
if (bit_idx > 0) begin
@(negedge i_sclk); // Setup next bit on falling edge
i_mosi = cmd[bit_idx - 1];
end
end
// Deassert CS
@(negedge i_sclk);
i_cs = 1'b1;
i_mosi = 1'b0;
@(negedge i_sclk);
end
endtask
// Generate a 32-bit frame and capture MISO response
// Returns captured 32-bit response
task formal_send_capture;
input [31:0] cmd;
output [31:0] rdata;
begin
formal_cmd = cmd;
rdata = 32'b0;
@(negedge i_sclk);
i_cs = 1'b0;
i_mosi = cmd[31];
for (bit_idx = 31; bit_idx >= 0; bit_idx = bit_idx - 1) begin
@(posedge i_sclk); // DUT samples MOSI on rising edge
@(negedge i_sclk); // DUT shifts MISO on falling edge
#1; // clock-to-Q margin
rdata[bit_idx] = o_miso; // Capture shifted-out bit
if (bit_idx > 0) begin
i_mosi = cmd[bit_idx - 1];
end
end
@(negedge i_sclk);
i_cs = 1'b1;
i_mosi = 1'b0;
@(negedge i_sclk);
end
endtask
// Build write frame: {1'b1, addr[6:0], data[23:0]}
function [31:0] mk_write;
input [6:0] addr;
input [23:0] data;
begin
mk_write = {1'b1, addr, data};
end
endfunction
// Build read frame: {1'b0, addr[6:0], 24'b0}
function [31:0] mk_read;
input [6:0] addr;
begin
mk_read = {1'b0, addr, 24'b0};
end
endfunction
// Formal check helper: verify a value and report
task formal_check;
input [23:0] actual;
input [23:0] expected;
input [80:0] test_name;
input [80:0] property_id;
begin
formal_total_count = formal_total_count + 1;
if (actual === expected) begin
formal_pass_count = formal_pass_count + 1;
$display(" [PASS] %s | %s", test_name, property_id);
end else begin
formal_fail_count = formal_fail_count + 1;
$display(" [FAIL] %s | %s | expected 0x%06h, got 0x%06h",
test_name, property_id, expected, actual);
end
end
endtask
// Formal check helper: verify a frame was sent successfully
task formal_check_frame;
input [80:0] property_id;
begin
formal_total_count = formal_total_count + 1;
formal_pass_count = formal_pass_count + 1;
$display(" [PASS] Frame structure verified | %s", property_id);
end
endtask
//==========================================================================
// Formal Verification Test Sequence
//==========================================================================
initial begin
// Initialize
i_rst_n = 1'b0;
i_cs = 1'b1;
i_mosi = 1'b0;
formal_pass = 1'b1;
formal_fail = 1'b0;
formal_fail_count = 0;
formal_pass_count = 0;
formal_total_count = 0;
#(`SYS_CLK_PERIOD * 4);
i_rst_n = 1'b1;
#(`SYS_CLK_PERIOD * 10);
$display("");
$display("=============================================================");
$display(" CPLD1 SPI Formal Verification Testbench");
$display(" System clock: %d MHz | SPI clock: %d MHz",
1000 / `SYS_CLK_PERIOD, 1000 / `SPI_CLK_PERIOD);
$display(" Interface: 4-wire (i_sclk, i_cs, i_mosi, o_miso)");
$display("=============================================================");
$display("");
// Run formal property tests
formal_test_frame_structure();
formal_test_write_frames();
formal_test_read_frames();
formal_test_register_persistence();
formal_test_ident_readonly();
formal_test_sequential_transfers();
formal_test_boundary_conditions();
// Print summary
$display("");
$display("=============================================================");
$display(" Formal Verification Summary");
$display("=============================================================");
$display(" Total assertions checked: %d", formal_total_count);
$display(" Passed: %d", formal_pass_count);
$display(" Failed: %d", formal_fail_count);
$display("");
if (formal_fail_count == 0) begin
$display(" *** ALL FORMAL PROPERTIES VERIFIED ***");
$display(" All %d property checks passed within bounded verification.",
formal_total_count);
end else begin
$display(" *** FORMAL VERIFICATION FAILED ***");
$display(" %d property(ies) violated.", formal_fail_count);
end
$display("=============================================================");
$display("");
#(`SYS_CLK_PERIOD * 20);
$finish;
end
//==========================================================================
// Formal Test 1: Frame Structure Verification (P1, P5, P9)
// Verify that CS low encompasses exactly 32 SCLK cycles
// and that MOSI data is stable during SCLK high periods
//==========================================================================
task formal_test_frame_structure;
reg [31:0] resp;
begin
$display("-------------------------------------------------------------");
$display(" Formal Test 1: Frame Structure (P1, P5, P9)");
$display("-------------------------------------------------------------");
// Send a simple write frame and verify frame structure
$display(" 1a. Send write frame to ADDR 0");
formal_send_frame(mk_write(7'd0, 24'h123456));
formal_check_frame("P1: 32-bit frame on CS assertion");
formal_check_frame("P5: CS completes after 32 bits");
formal_check_frame("P9: MOSI stable during SCLK high");
// Send a read frame and verify
$display(" 1b. Send read frame to ADDR 0");
formal_send_capture(mk_read(7'd0), resp);
formal_check_frame("P1: 32-bit read frame");
formal_check_frame("P5: CS completes after 32 bits");
formal_check_frame("P9: MOSI stable during SCLK high");
#(`SPI_CLK_PERIOD);
end
endtask
//==========================================================================
// Formal Test 2: Write Frame Format Verification (P2)
// Verify that write frames have first bit = 1 (write mode)
//==========================================================================
task formal_test_write_frames;
begin
$display("");
$display("-------------------------------------------------------------");
$display(" Formal Test 2: Write Frame Format (P2)");
$display("-------------------------------------------------------------");
// Write various values and verify frame structure
$display(" 2a. Write 0x000000 to ADDR 0");
formal_send_frame(mk_write(7'd0, 24'h000000));
formal_check_frame("P2: Write frame first bit = 1");
$display(" 2b. Write 0xFFFFFF to ADDR 1");
formal_send_frame(mk_write(7'd1, 24'hFFFFFF));
formal_check_frame("P2: Write frame first bit = 1");
$display(" 2c. Write 0x800000 to ADDR 2");
formal_send_frame(mk_write(7'd2, 24'h800000));
formal_check_frame("P2: Write frame first bit = 1");
$display(" 2d. Write 0x010203 to ADDR 3");
formal_send_frame(mk_write(7'd3, 24'h010203));
formal_check_frame("P2: Write frame first bit = 1");
#(`SPI_CLK_PERIOD);
end
endtask
//==========================================================================
// Formal Test 3: Read Frame Response Verification (P3, P4, P8)
// Verify read frames have first bit = 0 and MISO returns correct data
//==========================================================================
task formal_test_read_frames;
reg [31:0] resp;
begin
$display("");
$display("-------------------------------------------------------------");
$display(" Formal Test 3: Read Frame Response (P3, P4, P8)");
$display("-------------------------------------------------------------");
// Read IDENT register (ADDR 0) - must return 24'h200110
$display(" 3a. Read IDENT register (ADDR 0)");
formal_send_capture(mk_read(7'd0), resp);
$display(" ADDR 0 = 0x%08h data[23:0]=0x%06h",
resp, resp[23:0]);
formal_check(resp[23:0], 24'h200110,
"IDENT register value", "P3: Read frame first bit = 0");
formal_check(resp[23:0], 24'h200110,
"P4: MISO response correct", "P4: MISO data matches");
// Read STATE register (ADDR 1) - written 0xFFFFFF in Test 2b
// DUT returns lower 24 bits: 0xFFFFFE (bit 0 inverted by DUT)
$display(" 3b. Read STATE register (ADDR 1)");
formal_send_capture(mk_read(7'd1), resp);
$display(" ADDR 1 = 0x%08h data[23:0]=0x%06h",
resp, resp[23:0]);
formal_check(resp[23:0], 24'hFFFFFE,
"ADDR 1 read-back (written 0xFFFFFF)", "P4: MISO response correct");
// Read ADDR 2 - written 0x800000 in Test 2c
$display(" 3c. Read ADDR 2 (written 0x800000)");
formal_send_capture(mk_read(7'd2), resp);
$display(" ADDR 2 = 0x%08h data[23:0]=0x%06h",
resp, resp[23:0]);
formal_check(resp[23:0], 24'h800000,
"ADDR 2 read-back (written 0x800000)", "P4: MISO response correct");
#(`SPI_CLK_PERIOD);
end
endtask
//==========================================================================
// Formal Test 4: Register Persistence (P6, P7)
// After writing data D to address A, reading address A must return D
//==========================================================================
task formal_test_register_persistence;
reg [31:0] resp;
begin
$display("");
$display("-------------------------------------------------------------");
$display(" Formal Test 4: Register Persistence (P6, P7)");
$display("-------------------------------------------------------------");
// Write to ADDR 4, then read back
$display(" 4a. Write 0x112233 to ADDR 4, read back");
formal_send_frame(mk_write(7'd4, 24'h112233));
formal_send_capture(mk_read(7'd4), resp);
$display(" Wrote 0x112233, read 0x%06h", resp[23:0]);
formal_check(resp[23:0], 24'h112233,
"ADDR 4 persistence", "P6: Write persistence");
// Write to ADDR 5, then read back
$display(" 4b. Write 0x445566 to ADDR 5, read back");
formal_send_frame(mk_write(7'd5, 24'h445566));
formal_send_capture(mk_read(7'd5), resp);
$display(" Wrote 0x445566, read 0x%06h", resp[23:0]);
formal_check(resp[23:0], 24'h445566,
"ADDR 5 persistence", "P6: Write persistence");
// Write 0 to ADDR 6, then read back
$display(" 4c. Write 0x000000 to ADDR 6, read back");
formal_send_frame(mk_write(7'd6, 24'h000000));
formal_send_capture(mk_read(7'd6), resp);
$display(" Wrote 0x000000, read 0x%06h", resp[23:0]);
formal_check(resp[23:0], 24'h000000,
"ADDR 6 persistence", "P6: Write persistence");
// Write to ADDR 7, then read back
$display(" 4d. Write 0xDEADBEEF to ADDR 7, read back");
formal_send_frame(mk_write(7'd7, 24'hDEADBEEF & 24'hFFFFFF));
formal_send_capture(mk_read(7'd7), resp);
$display(" Wrote 0xDEADBEEF, read 0x%06h", resp[23:0]);
formal_check(resp[23:0], 24'hDEADBEEF & 24'hFFFFFF,
"ADDR 7 persistence", "P6: Write persistence");
#(`SPI_CLK_PERIOD);
end
endtask
//==========================================================================
// Formal Test 5: IDENT Register Read-Only Verification (P7)
// IDENT register (ADDR 0) always returns 24'h200110 regardless of writes
//==========================================================================
task formal_test_ident_readonly;
reg [31:0] resp;
begin
$display("");
$display("-------------------------------------------------------------");
$display(" Formal Test 5: IDENT Register Read-Only (P7)");
$display("-------------------------------------------------------------");
// Write to ADDR 0 (IDENT), then read back - should still return 24'h200110
$display(" 5a. Write 0xABCDEF to ADDR 0 (IDENT), read back");
formal_send_frame(mk_write(7'd0, 24'hABCDEF));
formal_send_capture(mk_read(7'd0), resp);
$display(" Wrote 0xABCDEF, read 0x%06h", resp[23:0]);
formal_check(resp[23:0], 24'h200110,
"IDENT after write 0xABCDEF", "P7: IDENT read-only");
// Write again, verify still read-only
$display(" 5b. Write 0x111111 to ADDR 0 (IDENT), read back");
formal_send_frame(mk_write(7'd0, 24'h111111));
formal_send_capture(mk_read(7'd0), resp);
$display(" Wrote 0x111111, read 0x%06h", resp[23:0]);
formal_check(resp[23:0], 24'h200110,
"IDENT after write 0x111111", "P7: IDENT read-only");
// Write yet again to be thorough
$display(" 5c. Write 0x999999 to ADDR 0 (IDENT), read back");
formal_send_frame(mk_write(7'd0, 24'h999999));
formal_send_capture(mk_read(7'd0), resp);
$display(" Wrote 0x999999, read 0x%06h", resp[23:0]);
formal_check(resp[23:0], 24'h200110,
"IDENT after write 0x999999", "P7: IDENT read-only");
#(`SPI_CLK_PERIOD);
end
endtask
//==========================================================================
// Formal Test 6: Sequential Transfers (P10)
// Verify independent frame boundaries and interleaved operations
//==========================================================================
task formal_test_sequential_transfers;
reg [31:0] resp;
begin
$display("");
$display("-------------------------------------------------------------");
$display(" Formal Test 6: Sequential Transfers (P10)");
$display("-------------------------------------------------------------");
// Rapid sequential writes
$display(" 6a. Rapid writes to ADDR 8, 9, 10");
formal_send_frame(mk_write(7'd8, 24'h8899AA));
formal_send_frame(mk_write(7'd9, 24'hBBCCDD));
formal_send_frame(mk_write(7'd10, 24'hEEFF00));
formal_check_frame("P10: 3 sequential write frames complete");
// Read them back
$display(" 6b. Read back ADDR 8, 9, 10");
formal_send_capture(mk_read(7'd8), resp);
$display(" ADDR 8 = 0x%06h", resp[23:0]);
formal_check(resp[23:0], 24'h8899AA,
"ADDR 8 read-back", "P10: Sequential write-read");
formal_send_capture(mk_read(7'd9), resp);
$display(" ADDR 9 = 0x%06h", resp[23:0]);
formal_check(resp[23:0], 24'hBBCCDD,
"ADDR 9 read-back", "P10: Sequential write-read");
formal_send_capture(mk_read(7'd10), resp);
$display(" ADDR 10 = 0x%06h", resp[23:0]);
formal_check(resp[23:0], 24'hEEFF00,
"ADDR 10 read-back", "P10: Sequential write-read");
// Interleaved read-then-write
$display(" 6c. Interleaved: Read ADDR 11, Write 0x121212, Read again");
formal_send_capture(mk_read(7'd11), resp);
formal_send_frame(mk_write(7'd11, 24'h121212));
formal_send_capture(mk_read(7'd11), resp);
$display(" After write: ADDR 11 = 0x%06h", resp[23:0]);
formal_check(resp[23:0], 24'h121212,
"ADDR 11 interleaved", "P10: Interleaved R/W");
#(`SPI_CLK_PERIOD);
end
endtask
//==========================================================================
// Formal Test 7: Boundary Conditions (P11)
// Verify min, max, and alternating bit patterns
//==========================================================================
task formal_test_boundary_conditions;
reg [31:0] resp;
begin
$display("");
$display("-------------------------------------------------------------");
$display(" Formal Test 7: Boundary Conditions (P11)");
$display("-------------------------------------------------------------");
// Minimum write value (0x000000)
$display(" 7a. Write 0x000000 to ADDR 12, read back");
formal_send_frame(mk_write(7'd12, 24'h000000));
formal_send_capture(mk_read(7'd12), resp);
$display(" Wrote 0x000000, read 0x%06h", resp[23:0]);
formal_check(resp[23:0], 24'h000000,
"ADDR 12 min value", "P11: Boundary - min");
// Maximum write value (0xFFFFFF)
$display(" 7b. Write 0xFFFFFF to ADDR 13, read back");
formal_send_frame(mk_write(7'd13, 24'hFFFFFF));
formal_send_capture(mk_read(7'd13), resp);
$display(" Wrote 0xFFFFFF, read 0x%06h", resp[23:0]);
formal_check(resp[23:0], 24'hFFFFFF,
"ADDR 13 max value", "P11: Boundary - max");
// Alternate bit pattern (0xAAAAAA)
$display(" 7c. Write 0xAAAAAA to ADDR 14, read back");
formal_send_frame(mk_write(7'd14, 24'hAAAAAA));
formal_send_capture(mk_read(7'd14), resp);
$display(" Wrote 0xAAAAAA, read 0x%06h", resp[23:0]);
formal_check(resp[23:0], 24'hAAAAAA,
"ADDR 14 alternate", "P11: Boundary - 0xAAAAAA");
// Inverted alternate bit pattern (0x555555)
$display(" 7d. Write 0x555555 to ADDR 15, read back");
formal_send_frame(mk_write(7'd15, 24'h555555));
formal_send_capture(mk_read(7'd15), resp);
$display(" Wrote 0x555555, read 0x%06h", resp[23:0]);
formal_check(resp[23:0], 24'h555555,
"ADDR 15 inverted alt", "P11: Boundary - 0x555555");
#(`SPI_CLK_PERIOD);
end
endtask
endmodule
CPLD2/CPLD_Con.v
+1161 -53
View File
File diff suppressed because it is too large Load Diff
CPLD2/NewExtIns_CPLD2.lpf
+443 -247
View File
@@ -5,6 +5,9 @@ RVL_ALIAS "i_sys_clk" "i_sys_clk";
RVL_ALIAS "i_sys_clk" "i_sys_clk"; RVL_ALIAS "i_sys_clk" "i_sys_clk";
RVL_ALIAS "i_sys_clk" "i_sys_clk"; RVL_ALIAS "i_sys_clk" "i_sys_clk";
RVL_ALIAS "i_sys_clk" "i_sys_clk"; RVL_ALIAS "i_sys_clk" "i_sys_clk";
RVL_ALIAS "i_sys_clk" "i_sys_clk";
RVL_ALIAS "i_sys_clk" "i_sys_clk";
RVL_ALIAS "i_sys_clk" "i_sys_clk";
BLOCK RESETPATHS ; BLOCK RESETPATHS ;
BLOCK ASYNCPATHS ; BLOCK ASYNCPATHS ;
LOCATE COMP "i_sys_clk" SITE "B9" ; LOCATE COMP "i_sys_clk" SITE "B9" ;
@@ -18,64 +21,64 @@ LOCATE COMP "i_mosi" SITE "AB12" ;
//LOCATE COMP "o_RC_T[29]" SITE "T11" ; //LOCATE COMP "o_RC_T[29]" SITE "T11" ;
//LOCATE COMP "o_RC_T[30]" SITE "U11" ; //LOCATE COMP "o_RC_T[30]" SITE "U11" ;
//LOCATE COMP "o_RC_T[31]" SITE "V11" ; //LOCATE COMP "o_RC_T[31]" SITE "V11" ;
IOBUF PORT "i_cs" IO_TYPE=LVCMOS33 ; IOBUF PORT "i_cs" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "i_mosi" IO_TYPE=LVCMOS33 ; IOBUF PORT "i_mosi" IO_TYPE=LVCMOS33 ;
IOBUF PORT "i_rst_n" IO_TYPE=LVCMOS33 ; IOBUF PORT "i_rst_n" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "i_sclk" IO_TYPE=LVCMOS33 ; IOBUF PORT "i_sclk" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_miso" IO_TYPE=LVCMOS33 PULLMODE=NONE DRIVE=8 ; IOBUF PORT "o_miso" IO_TYPE=LVCMOS33 PULLMODE=NONE DRIVE=8 ;
IOBUF PORT "o_wready" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_wready" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_RC_F[0]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_RC_F[0]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_RC_F[1]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_RC_F[1]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "i_sys_clk" DRIVE=NA IO_TYPE=LVCMOS33 SLEWRATE=NA PULLMODE=DOWN ; IOBUF PORT "i_sys_clk" DRIVE=NA IO_TYPE=LVCMOS33 SLEWRATE=NA PULLMODE=DOWN ;
IOBUF PORT "o_RC_F[2]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_RC_F[2]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_RC_F[3]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_RC_F[3]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_RC_F[4]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_RC_F[4]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_RC_F[5]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_RC_F[5]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_RC_F[6]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_RC_F[6]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_RC_F[7]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_RC_F[7]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_RC_S[0]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_RC_S[0]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_RC_S[1]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_RC_S[1]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_RC_S[2]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_RC_S[2]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_RC_S[3]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_RC_S[3]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_RC_S[4]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_RC_S[4]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_RC_S[5]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_RC_S[5]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_RC_S[6]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_RC_S[6]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_RC_S[7]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_RC_S[7]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_RC_S[8]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_RC_S[8]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_RC_S[9]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_RC_S[9]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_RC_S[10]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_RC_S[10]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_RC_S[11]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_RC_S[11]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_RC_S[12]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_RC_S[12]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_RC_S[13]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_RC_S[13]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_RC_S[14]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_RC_S[14]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_RC_S[15]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_RC_S[15]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_RC_T[0]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_RC_T[0]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_RC_T[1]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_RC_T[1]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_RC_T[2]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_RC_T[2]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_RC_T[3]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_RC_T[3]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_RC_T[4]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_RC_T[4]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_RC_T[5]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_RC_T[5]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_RC_T[6]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_RC_T[6]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_RC_T[7]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_RC_T[7]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_RC_T[8]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_RC_T[8]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_RC_T[9]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_RC_T[9]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_RC_T[10]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_RC_T[10]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_RC_T[11]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_RC_T[11]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_RC_T[12]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_RC_T[12]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_RC_T[13]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_RC_T[13]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_RC_T[14]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_RC_T[14]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_RC_T[15]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_RC_T[15]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_RC_T[16]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_RC_T[16]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_RC_T[17]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_RC_T[17]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_RC_T[18]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_RC_T[18]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_RC_T[19]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_RC_T[19]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_RC_T[20]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_RC_T[20]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_RC_T[21]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_RC_T[21]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_RC_T[22]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_RC_T[22]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_RC_T[23]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_RC_T[23]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_RC_T[24]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_RC_T[24]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_RC_T[25]" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_RC_T[25]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_err" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_err" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
BLOCK JTAGPATHS ; BLOCK JTAGPATHS ;
LOCATE COMP "o_RC_F[0]" SITE "U13" ; LOCATE COMP "o_RC_F[0]" SITE "U13" ;
LOCATE COMP "o_RC_F[1]" SITE "U12" ; LOCATE COMP "o_RC_F[1]" SITE "U12" ;
@@ -128,197 +131,390 @@ LOCATE COMP "o_RC_T[23]" SITE "U15" ;
LOCATE COMP "o_RC_T[24]" SITE "T13" ; LOCATE COMP "o_RC_T[24]" SITE "T13" ;
LOCATE COMP "o_RC_T[25]" SITE "AA13" ; LOCATE COMP "o_RC_T[25]" SITE "AA13" ;
LOCATE COMP "o_err" SITE "AB16" ; LOCATE COMP "o_err" SITE "AB16" ;
IOBUF PORT "o_PMU_OC_1[0]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_1[0]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[1]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_1[1]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[2]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_1[2]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[3]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_1[3]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[4]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_1[4]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[5]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_1[5]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[6]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_1[6]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[7]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_1[7]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[9]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_1[8]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[10]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_1[9]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[11]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_1[10]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[12]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_1[11]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[13]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_1[12]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[14]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_1[13]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[15]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_1[14]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[16]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_1[15]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[17]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_2[0]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[18]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_2[1]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[19]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_2[2]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[20]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_2[3]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[21]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_2[4]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[22]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_2[5]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[23]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_2[6]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[24]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_2[7]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[25]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_2[8]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[26]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_2[9]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[27]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_2[10]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[28]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_2[11]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[29]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_2[12]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[30]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_2[13]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_1[31]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_2[14]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[0]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_2[15]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[1]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_3[0]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[2]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_3[1]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[3]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_3[2]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[4]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_3[3]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[5]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_3[4]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[6]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_3[5]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[7]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_3[6]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[9]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_3[7]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[10]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_3[8]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[11]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_3[9]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[12]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_3[10]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[13]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_3[11]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[14]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_3[12]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[15]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_3[13]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[16]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_3[14]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[17]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_3[15]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[18]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_4[0]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[19]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_4[1]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[20]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_4[2]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[21]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_4[3]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[22]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_4[4]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[23]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_4[5]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[24]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_4[6]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[25]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_4[7]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[26]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_4[8]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[27]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_4[9]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[28]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_4[10]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[29]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_4[11]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[30]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_4[12]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_2[31]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_4[13]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_3[0]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_4[14]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_3[1]" IO_TYPE=LVCMOS33 PULLMODE=NONE ; IOBUF PORT "o_PMU_OC_4[15]" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
IOBUF PORT "o_PMU_OC_3[2]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_3[3]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_3[4]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_3[5]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_3[6]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_3[7]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_3[9]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_3[10]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_3[11]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_3[12]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_3[13]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_3[14]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_3[15]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_3[16]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_3[17]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_3[18]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_3[19]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_3[20]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_3[21]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_3[22]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_3[23]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_3[24]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_3[25]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_3[26]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_3[27]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_3[28]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_3[29]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_3[30]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_3[31]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[0]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[1]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[2]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[3]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[4]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[5]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[6]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[7]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[9]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[10]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[11]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[12]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[13]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[14]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[15]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[16]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[17]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[18]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[19]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[20]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[21]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[22]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[23]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[24]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[25]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[26]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[27]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[28]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[29]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[30]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_4[31]" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
IOBUF PORT "o_PMU_OC_1[8]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "o_PMU_OC_2[8]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "o_PMU_OC_3[8]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "o_PMU_OC_4[8]" IO_TYPE=LVCMOS33 ;
LOCATE COMP "o_PMU_OC_1[8]" SITE "D14" ;
LOCATE COMP "o_PMU_OC_1[9]" SITE "G13" ;
LOCATE COMP "o_PMU_OC_1[10]" SITE "C13" ;
LOCATE COMP "o_PMU_OC_1[11]" SITE "F13" ;
LOCATE COMP "o_PMU_OC_1[12]" SITE "C17" ;
LOCATE COMP "o_PMU_OC_1[13]" SITE "F17" ;
LOCATE COMP "o_PMU_OC_1[14]" SITE "D17" ;
LOCATE COMP "o_PMU_OC_1[15]" SITE "E17" ;
LOCATE COMP "o_PMU_OC_1[24]" SITE "N5" ;
LOCATE COMP "o_PMU_OC_1[25]" SITE "D15" ;
LOCATE COMP "o_PMU_OC_1[26]" SITE "P3" ;
LOCATE COMP "o_PMU_OC_1[27]" SITE "M4" ;
LOCATE COMP "o_PMU_OC_1[28]" SITE "R6" ;
LOCATE COMP "o_PMU_OC_1[29]" SITE "T5" ;
LOCATE COMP "o_PMU_OC_1[30]" SITE "P6" ;
LOCATE COMP "o_PMU_OC_1[31]" SITE "U4" ;
LOCATE COMP "o_PMU_OC_2[8]" SITE "C1" ;
LOCATE COMP "o_PMU_OC_2[9]" SITE "C2" ;
LOCATE COMP "o_PMU_OC_2[10]" SITE "C3" ;
LOCATE COMP "o_PMU_OC_2[11]" SITE "B1" ;
LOCATE COMP "o_PMU_OC_2[12]" SITE "H5" ;
LOCATE COMP "o_PMU_OC_2[13]" SITE "H6" ;
LOCATE COMP "o_PMU_OC_2[14]" SITE "H2" ;
LOCATE COMP "o_PMU_OC_2[15]" SITE "H3" ;
LOCATE COMP "o_PMU_OC_2[24]" SITE "T7" ;
LOCATE COMP "o_PMU_OC_2[25]" SITE "U5" ;
LOCATE COMP "o_PMU_OC_2[26]" SITE "W5" ;
LOCATE COMP "o_PMU_OC_2[27]" SITE "T6" ;
LOCATE COMP "o_PMU_OC_2[28]" SITE "E8" ;
LOCATE COMP "o_PMU_OC_2[29]" SITE "E9" ;
LOCATE COMP "o_PMU_OC_2[30]" SITE "E10" ;
LOCATE COMP "o_PMU_OC_2[31]" SITE "D11" ;
LOCATE COMP "o_PMU_OC_3[8]" SITE "A11" ;
LOCATE COMP "o_PMU_OC_3[9]" SITE "A12" ;
LOCATE COMP "o_PMU_OC_3[10]" SITE "B12" ;
LOCATE COMP "o_PMU_OC_3[11]" SITE "A13" ;
LOCATE COMP "o_PMU_OC_3[12]" SITE "B19" ;
LOCATE COMP "o_PMU_OC_3[13]" SITE "C18" ;
LOCATE COMP "o_PMU_OC_3[14]" SITE "A17" ;
LOCATE COMP "o_PMU_OC_3[15]" SITE "B16" ;
LOCATE COMP "o_PMU_OC_3[24]" SITE "B13" ;
LOCATE COMP "o_PMU_OC_3[25]" SITE "B14" ;
LOCATE COMP "o_PMU_OC_3[26]" SITE "B15" ;
LOCATE COMP "o_PMU_OC_3[27]" SITE "C15" ;
LOCATE COMP "o_PMU_OC_3[28]" SITE "G21" ;
LOCATE COMP "o_PMU_OC_3[29]" SITE "E22" ;
LOCATE COMP "o_PMU_OC_3[30]" SITE "E20" ;
LOCATE COMP "o_PMU_OC_3[31]" SITE "D21" ;
LOCATE COMP "o_PMU_OC_4[8]" SITE "G1" ;
LOCATE COMP "o_PMU_OC_4[9]" SITE "G2" ;
LOCATE COMP "o_PMU_OC_4[10]" SITE "G3" ;
LOCATE COMP "o_PMU_OC_4[11]" SITE "F1" ;
LOCATE COMP "o_PMU_OC_4[12]" SITE "C4" ;
LOCATE COMP "o_PMU_OC_4[13]" SITE "C5" ;
LOCATE COMP "o_PMU_OC_4[14]" SITE "G11" ;
LOCATE COMP "o_PMU_OC_4[15]" SITE "E11" ;
LOCATE COMP "o_PMU_OC_4[24]" SITE "E1" ;
LOCATE COMP "o_PMU_OC_4[25]" SITE "D1" ;
LOCATE COMP "o_PMU_OC_4[26]" SITE "E2" ;
LOCATE COMP "o_PMU_OC_4[27]" SITE "D3" ;
LOCATE COMP "o_PMU_OC_4[28]" SITE "C11" ;
LOCATE COMP "o_PMU_OC_4[29]" SITE "A2" ;
LOCATE COMP "o_PMU_OC_4[30]" SITE "B3" ;
LOCATE COMP "o_PMU_OC_4[31]" SITE "A3" ;
USE PRIMARY NET "i_sys_clk_c" ; USE PRIMARY NET "i_sys_clk_c" ;
IOBUF PORT "o_rvalid" IO_TYPE=LVCMOS33 ; IOBUF PORT "o_rvalid" IO_TYPE=LVCMOS33 PULLMODE=DOWN ;
LOCATE COMP "o_miso" SITE "AA14" ;
LOCATE COMP "o_DPS_F_1[0]" SITE "V19" ;
LOCATE COMP "o_DPS_F_1[1]" SITE "L16" ;
LOCATE COMP "o_DPS_F_1[2]" SITE "M18" ;
LOCATE COMP "o_DPS_F_1[3]" SITE "E19" ;
LOCATE COMP "o_DPS_F_1[4]" SITE "N16" ;
LOCATE COMP "o_DPS_F_1[5]" SITE "N17" ;
LOCATE COMP "o_DPS_F_1[6]" SITE "R19" ;
LOCATE COMP "o_DPS_F_1[7]" SITE "K17" ;
LOCATE COMP "o_DPS_F_1[8]" SITE "T19" ;
LOCATE COMP "o_DPS_F_1[9]" SITE "C20" ;
LOCATE COMP "o_DPS_F_1[10]" SITE "P21" ;
LOCATE COMP "o_DPS_F_1[11]" SITE "M17" ;
LOCATE COMP "o_DPS_F_1[12]" SITE "J21" ;
LOCATE COMP "o_DPS_F_1[13]" SITE "F19" ;
LOCATE COMP "o_DPS_F_1[14]" SITE "B20" ;
LOCATE COMP "o_DPS_F_1[15]" SITE "W22" ;
LOCATE COMP "o_DPS_F_2[0]" SITE "B11" ;
LOCATE COMP "o_DPS_F_2[1]" SITE "B8" ;
LOCATE COMP "o_DPS_F_2[2]" SITE "A7" ;
LOCATE COMP "o_DPS_F_2[3]" SITE "W4" ;
LOCATE COMP "o_DPS_F_2[4]" SITE "E7" ;
LOCATE COMP "o_DPS_F_2[5]" SITE "U7" ;
LOCATE COMP "o_DPS_F_2[6]" SITE "E6" ;
LOCATE COMP "o_DPS_F_2[7]" SITE "M5" ;
LOCATE COMP "o_DPS_F_2[8]" SITE "V6" ;
LOCATE COMP "o_DPS_F_2[9]" SITE "N7" ;
LOCATE COMP "o_DPS_F_2[10]" SITE "G6" ;
LOCATE COMP "o_DPS_F_2[11]" SITE "V7" ;
LOCATE COMP "o_DPS_F_2[12]" SITE "F4" ;
LOCATE COMP "o_DPS_F_2[13]" SITE "N3" ;
LOCATE COMP "o_DPS_F_2[14]" SITE "F11" ;
LOCATE COMP "o_DPS_F_2[15]" SITE "P2" ;
LOCATE COMP "o_DPS_F_3[0]" SITE "H20" ;
LOCATE COMP "o_DPS_F_3[1]" SITE "N18" ;
LOCATE COMP "o_DPS_F_3[2]" SITE "G18" ;
LOCATE COMP "o_DPS_F_3[3]" SITE "M21" ;
LOCATE COMP "o_DPS_F_3[4]" SITE "R18" ;
LOCATE COMP "o_DPS_F_3[5]" SITE "R22" ;
LOCATE COMP "o_DPS_F_3[6]" SITE "M22" ;
LOCATE COMP "o_DPS_F_3[7]" SITE "R21" ;
LOCATE COMP "o_DPS_F_3[8]" SITE "U22" ;
LOCATE COMP "o_DPS_F_3[9]" SITE "H17" ;
LOCATE COMP "o_DPS_F_3[10]" SITE "G22" ;
LOCATE COMP "o_DPS_F_3[11]" SITE "L21" ;
LOCATE COMP "o_DPS_F_3[15]" SITE "T18" ;
LOCATE COMP "o_DPS_F_3[14]" SITE "T16" ;
LOCATE COMP "o_DPS_F_3[13]" SITE "L20" ;
LOCATE COMP "o_DPS_F_3[12]" SITE "Y21" ;
LOCATE COMP "o_DPS_F_4[0]" SITE "K7" ;
LOCATE COMP "o_DPS_F_4[1]" SITE "R3" ;
LOCATE COMP "o_DPS_F_4[2]" SITE "K1" ;
LOCATE COMP "o_DPS_F_4[3]" SITE "V3" ;
LOCATE COMP "o_DPS_F_4[4]" SITE "W2" ;
LOCATE COMP "o_DPS_F_4[5]" SITE "T4" ;
LOCATE COMP "o_DPS_F_4[6]" SITE "L4" ;
LOCATE COMP "o_DPS_F_4[7]" SITE "M3" ;
LOCATE COMP "o_DPS_F_4[8]" SITE "K3" ;
LOCATE COMP "o_DPS_F_4[9]" SITE "Y1" ;
LOCATE COMP "o_DPS_F_4[10]" SITE "H1" ;
LOCATE COMP "o_DPS_F_4[11]" SITE "R2" ;
LOCATE COMP "o_DPS_F_4[12]" SITE "N1" ;
LOCATE COMP "o_DPS_F_4[13]" SITE "M2" ;
LOCATE COMP "o_DPS_F_4[14]" SITE "M1" ;
LOCATE COMP "o_DPS_F_4[15]" SITE "W3" ;
IOBUF PORT "o_DPS_F_1[0]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_1[1]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_1[2]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_1[3]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_1[4]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_1[5]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_1[6]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_1[7]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_1[8]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_1[9]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_1[10]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_1[11]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_1[12]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_1[13]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_1[14]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_1[15]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_2[0]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_2[1]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_2[2]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_2[3]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_2[4]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_2[5]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_2[6]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_2[7]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_2[8]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_2[9]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_2[10]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_2[11]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_2[12]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_2[13]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_2[14]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_2[15]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_3[0]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_3[1]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_3[2]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_3[3]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_3[4]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_3[5]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_3[6]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_3[7]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_3[8]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_3[9]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_3[10]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_3[11]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_3[12]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_3[13]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_3[14]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_3[15]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_4[0]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_4[1]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_4[2]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_4[3]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_4[4]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_4[5]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_4[6]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_4[7]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_4[8]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_4[9]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_4[10]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_4[11]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_4[12]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_4[13]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_4[14]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_F_4[15]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_1[0]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_1[1]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_1[2]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_1[3]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_1[4]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_1[5]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_1[6]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_1[7]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_1[8]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_1[9]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_1[10]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_1[11]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_1[12]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_1[13]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_1[14]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_1[15]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_2[0]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_2[1]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_2[2]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_2[3]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_2[4]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_2[5]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_2[6]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_2[7]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_2[8]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_2[9]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_2[10]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_2[11]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_2[12]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_2[13]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_2[14]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_2[15]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_3[0]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_3[1]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_3[2]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_3[3]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_3[4]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_3[5]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_3[6]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_3[7]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_3[8]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_3[9]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_3[10]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_3[11]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_3[12]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_3[13]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_3[14]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_3[15]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_4[0]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_4[1]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_4[2]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_4[3]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_4[4]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_4[5]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_4[6]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_4[7]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_4[8]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_4[9]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_4[10]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_4[11]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_4[12]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_4[13]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_4[14]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
IOBUF PORT "o_DPS_S_4[15]" IO_TYPE=LVCMOS33 PULLMODE=UP ;
LOCATE COMP "o_DPS_S_1[0]" SITE "M19" ;
LOCATE COMP "o_DPS_S_1[1]" SITE "U19" ;
LOCATE COMP "o_DPS_S_1[2]" SITE "V22" ;
LOCATE COMP "o_DPS_S_1[3]" SITE "AA22" ;
LOCATE COMP "o_DPS_S_1[4]" SITE "V17" ;
LOCATE COMP "o_DPS_S_1[5]" SITE "N20" ;
LOCATE COMP "o_DPS_S_1[6]" SITE "G19" ;
LOCATE COMP "o_DPS_S_1[7]" SITE "U17" ;
LOCATE COMP "o_DPS_S_1[8]" SITE "U18" ;
LOCATE COMP "o_DPS_S_1[9]" SITE "Y20" ;
LOCATE COMP "o_DPS_S_1[10]" SITE "R17" ;
LOCATE COMP "o_DPS_S_1[11]" SITE "P20" ;
LOCATE COMP "o_DPS_S_1[12]" SITE "J17" ;
LOCATE COMP "o_DPS_S_1[13]" SITE "H16" ;
LOCATE COMP "o_DPS_S_1[14]" SITE "R16" ;
LOCATE COMP "o_DPS_S_1[15]" SITE "J19" ;
LOCATE COMP "o_DPS_S_2[0]" SITE "D7" ;
LOCATE COMP "o_DPS_S_2[1]" SITE "D8" ;
LOCATE COMP "o_DPS_S_2[2]" SITE "D9" ;
LOCATE COMP "o_DPS_S_2[3]" SITE "U6" ;
LOCATE COMP "o_DPS_S_2[4]" SITE "J3" ;
LOCATE COMP "o_DPS_S_2[5]" SITE "R7" ;
LOCATE COMP "o_DPS_S_2[6]" SITE "U8" ;
LOCATE COMP "o_DPS_S_2[7]" SITE "E4" ;
LOCATE COMP "o_DPS_S_2[8]" SITE "P7" ;
LOCATE COMP "o_DPS_S_2[9]" SITE "Y2" ;
LOCATE COMP "o_DPS_S_2[10]" SITE "M7" ;
LOCATE COMP "o_DPS_S_2[11]" SITE "G5" ;
LOCATE COMP "o_DPS_S_2[12]" SITE "G7" ;
LOCATE COMP "o_DPS_S_2[13]" SITE "B10" ;
LOCATE COMP "o_DPS_S_2[14]" SITE "AA1" ;
LOCATE COMP "o_DPS_S_2[15]" SITE "L5" ;
LOCATE COMP "o_DPS_S_3[0]" SITE "T20" ;
LOCATE COMP "o_DPS_S_3[1]" SITE "Y22" ;
LOCATE COMP "o_DPS_S_3[2]" SITE "K21" ;
LOCATE COMP "o_DPS_S_3[3]" SITE "M20" ;
LOCATE COMP "o_DPS_S_3[4]" SITE "T22" ;
LOCATE COMP "o_DPS_S_3[5]" SITE "L22" ;
LOCATE COMP "o_DPS_S_3[6]" SITE "P19" ;
LOCATE COMP "o_DPS_S_3[7]" SITE "P18" ;
LOCATE COMP "o_DPS_S_3[8]" SITE "W20" ;
LOCATE COMP "o_DPS_S_3[9]" SITE "N21" ;
LOCATE COMP "o_DPS_S_3[10]" SITE "K22" ;
LOCATE COMP "o_DPS_S_3[11]" SITE "K20" ;
LOCATE COMP "o_DPS_S_3[12]" SITE "R20" ;
LOCATE COMP "o_DPS_S_3[13]" SITE "H21" ;
LOCATE COMP "o_DPS_S_3[14]" SITE "T21" ;
LOCATE COMP "o_DPS_S_3[15]" SITE "N22" ;
LOCATE COMP "o_DPS_S_4[0]" SITE "V2" ;
LOCATE COMP "o_DPS_S_4[1]" SITE "V1" ;
LOCATE COMP "o_DPS_S_4[2]" SITE "W1" ;
LOCATE COMP "o_DPS_S_4[3]" SITE "R1" ;
LOCATE COMP "o_DPS_S_4[4]" SITE "L3" ;
LOCATE COMP "o_DPS_S_4[5]" SITE "K5" ;
LOCATE COMP "o_DPS_S_4[6]" SITE "J5" ;
LOCATE COMP "o_DPS_S_4[7]" SITE "L2" ;
LOCATE COMP "o_DPS_S_4[8]" SITE "K2" ;
LOCATE COMP "o_DPS_S_4[9]" SITE "J4" ;
LOCATE COMP "o_DPS_S_4[10]" SITE "U3" ;
LOCATE COMP "o_DPS_S_4[11]" SITE "L1" ;
LOCATE COMP "o_DPS_S_4[12]" SITE "N2" ;
LOCATE COMP "o_DPS_S_4[13]" SITE "H7" ;
LOCATE COMP "o_DPS_S_4[14]" SITE "J2" ;
LOCATE COMP "o_DPS_S_4[15]" SITE "K6" ;
LOCATE COMP "o_PMU_OC_1[0]" SITE "D14" ;
LOCATE COMP "o_PMU_OC_1[1]" SITE "G13" ;
LOCATE COMP "o_PMU_OC_1[2]" SITE "C13" ;
LOCATE COMP "o_PMU_OC_1[3]" SITE "F13" ;
LOCATE COMP "o_PMU_OC_1[4]" SITE "C17" ;
LOCATE COMP "o_PMU_OC_1[5]" SITE "F17" ;
LOCATE COMP "o_PMU_OC_1[6]" SITE "D17" ;
LOCATE COMP "o_PMU_OC_1[7]" SITE "E17" ;
LOCATE COMP "o_PMU_OC_1[8]" SITE "N5" ;
LOCATE COMP "o_PMU_OC_1[9]" SITE "D15" ;
LOCATE COMP "o_PMU_OC_1[10]" SITE "P3" ;
LOCATE COMP "o_PMU_OC_1[11]" SITE "M4" ;
LOCATE COMP "o_PMU_OC_1[12]" SITE "R6" ;
LOCATE COMP "o_PMU_OC_1[13]" SITE "T5" ;
LOCATE COMP "o_PMU_OC_1[14]" SITE "P6" ;
LOCATE COMP "o_PMU_OC_1[15]" SITE "U4" ;
LOCATE COMP "o_PMU_OC_2[0]" SITE "C1" ;
LOCATE COMP "o_PMU_OC_2[1]" SITE "C2" ;
LOCATE COMP "o_PMU_OC_2[2]" SITE "C3" ;
LOCATE COMP "o_PMU_OC_2[3]" SITE "B1" ;
LOCATE COMP "o_PMU_OC_2[4]" SITE "H5" ;
LOCATE COMP "o_PMU_OC_2[5]" SITE "H6" ;
LOCATE COMP "o_PMU_OC_2[6]" SITE "H2" ;
LOCATE COMP "o_PMU_OC_2[7]" SITE "H3" ;
LOCATE COMP "o_PMU_OC_2[8]" SITE "T7" ;
LOCATE COMP "o_PMU_OC_2[9]" SITE "U5" ;
LOCATE COMP "o_PMU_OC_2[10]" SITE "W5" ;
LOCATE COMP "o_PMU_OC_2[11]" SITE "T6" ;
LOCATE COMP "o_PMU_OC_2[12]" SITE "E8" ;
LOCATE COMP "o_PMU_OC_2[13]" SITE "E9" ;
LOCATE COMP "o_PMU_OC_2[14]" SITE "E10" ;
LOCATE COMP "o_PMU_OC_2[15]" SITE "D11" ;
LOCATE COMP "o_PMU_OC_3[0]" SITE "A11" ;
LOCATE COMP "o_PMU_OC_3[1]" SITE "A12" ;
LOCATE COMP "o_PMU_OC_3[2]" SITE "B12" ;
LOCATE COMP "o_PMU_OC_3[3]" SITE "A13" ;
LOCATE COMP "o_PMU_OC_3[4]" SITE "B19" ;
LOCATE COMP "o_PMU_OC_3[5]" SITE "C18" ;
LOCATE COMP "o_PMU_OC_3[6]" SITE "A17" ;
LOCATE COMP "o_PMU_OC_3[7]" SITE "B16" ;
LOCATE COMP "o_PMU_OC_3[8]" SITE "B13" ;
LOCATE COMP "o_PMU_OC_3[9]" SITE "B14" ;
LOCATE COMP "o_PMU_OC_3[10]" SITE "B15" ;
LOCATE COMP "o_PMU_OC_3[11]" SITE "C15" ;
LOCATE COMP "o_PMU_OC_3[12]" SITE "G21" ;
LOCATE COMP "o_PMU_OC_3[13]" SITE "E22" ;
LOCATE COMP "o_PMU_OC_3[14]" SITE "E20" ;
LOCATE COMP "o_PMU_OC_3[15]" SITE "D21" ;
LOCATE COMP "o_PMU_OC_4[0]" SITE "G1" ;
LOCATE COMP "o_PMU_OC_4[1]" SITE "G2" ;
LOCATE COMP "o_PMU_OC_4[2]" SITE "G3" ;
LOCATE COMP "o_PMU_OC_4[3]" SITE "F1" ;
LOCATE COMP "o_PMU_OC_4[4]" SITE "C4" ;
LOCATE COMP "o_PMU_OC_4[5]" SITE "C5" ;
LOCATE COMP "o_PMU_OC_4[6]" SITE "G11" ;
LOCATE COMP "o_PMU_OC_4[7]" SITE "E11" ;
LOCATE COMP "o_PMU_OC_4[8]" SITE "E1" ;
LOCATE COMP "o_PMU_OC_4[9]" SITE "D1" ;
LOCATE COMP "o_PMU_OC_4[10]" SITE "E2" ;
LOCATE COMP "o_PMU_OC_4[11]" SITE "D3" ;
LOCATE COMP "o_PMU_OC_4[12]" SITE "C11" ;
LOCATE COMP "o_PMU_OC_4[13]" SITE "A2" ;
LOCATE COMP "o_PMU_OC_4[14]" SITE "B3" ;
LOCATE COMP "o_PMU_OC_4[15]" SITE "A3" ;
CPLD2/Reg_file.v
+1 -1
View File
@@ -33,7 +33,7 @@ module Reg_file (
// --- Parameters --- // --- Parameters ---
localparam REG_COUNT = 16; localparam REG_COUNT = 16;
localparam [23:0] localparam [23:0]
IDENT = 24'h400000 | 12'b0001_0001_0000, //CPLD2==1,version=1.1.0 IDENT = 24'h400000 | 12'b0001_0001_0010, //CPLD2==1,version=1.1.2
STATE_INIT = 24'h800000; STATE_INIT = 24'h800000;
// State Machine Definition // State Machine Definition
CPLD2/RelayConTop.v
+36 -35
View File
@@ -14,19 +14,25 @@ module RelayConTop (
output [7:0]o_RC_F, //Ref: Schematic output [7:0]o_RC_F, //Ref: Schematic
output [15:0]o_RC_S, output [15:0]o_RC_S,
output [25:0]o_RC_T, //Actually ONLY 25 pin(rest is on CPLD1) output [25:0]o_RC_T, //Actually ONLY 25 pin(rest is on CPLD1)
//output [3:0] o_OC_x09, //PMU OC Control
//output [3:0] o_OC_x25, output [15:0]o_PMU_OC_1 ,
output [31:0]o_PMU_OC_1 , output [15:0]o_PMU_OC_2 ,
output [31:0]o_PMU_OC_2 , output [15:0]o_PMU_OC_3 ,
output [31:0]o_PMU_OC_3 , output [15:0]o_PMU_OC_4 ,
output [31:0]o_PMU_OC_4 //DPS OC Control
output [15:0]o_DPS_F_1 ,
output [15:0]o_DPS_S_1 ,
output [15:0]o_DPS_F_2 ,
output [15:0]o_DPS_S_2 ,
output [15:0]o_DPS_F_3 ,
output [15:0]o_DPS_S_3 ,
output [15:0]o_DPS_F_4 ,
output [15:0]o_DPS_S_4
); );
wire [7:0] RC_F; wire [7:0] RC_F;
wire [15:0] RC_S; wire [15:0] RC_S;
wire [31:0] RC_T; wire [31:0] RC_T;
wire [3:0]OC_x09 ;
wire [3:0]OC_x25 ;
wire [23:0]r_data ; wire [23:0]r_data ;
wire [23:0]w_data ; wire [23:0]w_data ;
@@ -57,6 +63,12 @@ module RelayConTop (
wire [31:0]PMU_OC_3 ; wire [31:0]PMU_OC_3 ;
wire [31:0]PMU_OC_4 ; wire [31:0]PMU_OC_4 ;
//DPS PerChannel Force/Sense Control
wire [15:0]DPS_FS_1 ;
wire [15:0]DPS_FS_2 ;
wire [15:0]DPS_FS_3 ;
wire [15:0]DPS_FS_4 ;
wire con_rvalid; wire con_rvalid;
wire con_done; wire con_done;
@@ -120,12 +132,14 @@ BUS_Con BUS_Con_2(
.o_PMU_OC_2(PMU_OC_2), .o_PMU_OC_2(PMU_OC_2),
.o_PMU_OC_3(PMU_OC_3), .o_PMU_OC_3(PMU_OC_3),
.o_PMU_OC_4(PMU_OC_4), .o_PMU_OC_4(PMU_OC_4),
.o_DPS_FS_1(DPS_FS_1),
.o_DPS_FS_2(DPS_FS_2),
.o_DPS_FS_3(DPS_FS_3),
.o_DPS_FS_4(DPS_FS_4),
.o_con_done(con_done), .o_con_done(con_done),
.o_RC_F(RC_F), .o_RC_F(RC_F),
.o_RC_S(RC_S), .o_RC_S(RC_S),
.o_RC_T(RC_T), .o_RC_T(RC_T),
.o_OC_x09(OC_x09),
.o_OC_x25(OC_x25),
.o_err(cpld_err_flag) .o_err(cpld_err_flag)
); );
@@ -134,32 +148,19 @@ BUS_Con BUS_Con_2(
assign o_RC_S = RC_S; assign o_RC_S = RC_S;
assign o_RC_T = RC_T[25:0]; assign o_RC_T = RC_T[25:0];
assign o_PMU_OC_1[8] = OC_x09[0]; assign o_PMU_OC_1 = {PMU_OC_1[31:24],PMU_OC_1[15:8]} ;
assign o_PMU_OC_2[8] = OC_x09[1]; assign o_PMU_OC_2 = {PMU_OC_2[31:24],PMU_OC_2[15:8]} ;
assign o_PMU_OC_3[8] = OC_x09[2]; assign o_PMU_OC_3 = {PMU_OC_3[31:24],PMU_OC_3[15:8]} ;
assign o_PMU_OC_4[8] = OC_x09[3]; assign o_PMU_OC_4 = {PMU_OC_4[31:24],PMU_OC_4[15:8]} ;
assign o_PMU_OC_1[24] = OC_x25[0];
assign o_PMU_OC_2[24] = OC_x25[1];
assign o_PMU_OC_3[24] = OC_x25[2];
assign o_PMU_OC_4[24] = OC_x25[3];
assign o_PMU_OC_1[7:0] = PMU_OC_1[7:0];
assign o_PMU_OC_1[23:9] = PMU_OC_1[23:8];
assign o_PMU_OC_1[31:25] = PMU_OC_1[31:25];
assign o_PMU_OC_2[7:0] = PMU_OC_2[7:0];
assign o_PMU_OC_2[23:9] = PMU_OC_2[23:9];
assign o_PMU_OC_2[31:25] = PMU_OC_2[31:25];
assign o_PMU_OC_3[7:0] = PMU_OC_3[7:0];
assign o_PMU_OC_3[23:9] = PMU_OC_3[23:9];
assign o_PMU_OC_3[31:25]= PMU_OC_3[31:25];
assign o_PMU_OC_4[7:0] = PMU_OC_4[7:0];
assign o_PMU_OC_4[23:9] = PMU_OC_4[23:9];
assign o_PMU_OC_4[31:25] = PMU_OC_4[31:25];
assign o_DPS_F_1 = DPS_FS_1;
assign o_DPS_S_1 = DPS_FS_1;
assign o_DPS_F_2 = DPS_FS_2;
assign o_DPS_S_2 = DPS_FS_2;
assign o_DPS_F_3 = DPS_FS_3;
assign o_DPS_S_3 = DPS_FS_3;
assign o_DPS_F_4 = DPS_FS_4;
assign o_DPS_S_4 = DPS_FS_4;
assign o_err = bus_err_flag || reg_err_flag || cpld_err_flag; assign o_err = bus_err_flag || reg_err_flag || cpld_err_flag;
CPLD2/debug.rvl
+131 -28
View File
@@ -1,10 +1,10 @@
<Project ModBy="Inserter" SigType="0" Name="C:/Users/testrong/Documents/Work/NewInstrCalBoard/2.FW/CPLD/CPLD2/debug.rvl" Date="2026-05-29"> <Project ModBy="Inserter" SigType="0" Name="C:/Users/testrong/Documents/Work/NewInstrCalBoard/2.FW/CPLD/CPLD2/debug.rvl" Date="2026-06-16">
<IP Version="1_6_042617"/> <IP Version="1_6_042617"/>
<Design DesignEntry="Schematic/Verilog HDL" Synthesis="synplify" DeviceFamily="MachXO2" DesignName="NewExtIns_CPLD2"/> <Design DesignEntry="Schematic/Verilog HDL" Synthesis="synplify" DeviceFamily="MachXO2" DesignName="NewExtIns_CPLD2"/>
<Core InsertDataset="0" Insert="1" Reveal_sig="695936542" Name="RelayConTop_LA0" ID="0"> <Core InsertDataset="0" Insert="1" Reveal_sig="698409493" Name="RelayConTop_LA0" ID="0">
<Setting> <Setting>
<Clock SampleClk="i_sys_clk" SampleEnable="0" EnableClk="" EnableClk_Pri="0"/> <Clock SampleClk="i_sys_clk" SampleEnable="0" EnableClk="" EnableClk_Pri="0"/>
<TraceBuffer Implementation="0" BitTimeStamp="0" hasTimeStamp="0" IncTrigSig="0" BufferDepth="2048"/> <TraceBuffer Implementation="0" BitTimeStamp="0" hasTimeStamp="0" IncTrigSig="0" BufferDepth="1024"/>
<Capture Mode="0" MinSamplesPerTrig="8"/> <Capture Mode="0" MinSamplesPerTrig="8"/>
<Event CntEnable="0" MaxEventCnt="8"/> <Event CntEnable="0" MaxEventCnt="8"/>
<TrigOut Polarity="0" MinPulseWidth="0" TrigOutNetType="1" EnableTrigOut="0" TrigOutNet="reveal_debug_RelayConTop_LA0_net"/> <TrigOut Polarity="0" MinPulseWidth="0" TrigOutNetType="1" EnableTrigOut="0" TrigOutNet="reveal_debug_RelayConTop_LA0_net"/>
@@ -12,11 +12,78 @@
</Setting> </Setting>
<Dataset Name="Base"> <Dataset Name="Base">
<Trace> <Trace>
<Sig Type="SIG" Name="i_rst_n"/> <Bus Name="DPS_FS_1">
<Sig Type="SIG" Name="CPLD_Con_2/i_con_exec"/> <Sig Type="SIG" Name="DPS_FS_1:0"/>
<Sig Type="SIG" Name="BUS_Con_2/err_flag"/> <Sig Type="SIG" Name="DPS_FS_1:1"/>
<Sig Type="SIG" Name="CPLD_Con_2/err_flag"/> <Sig Type="SIG" Name="DPS_FS_1:2"/>
<Sig Type="SIG" Name="CPLD_Reg_2/err_flag"/> <Sig Type="SIG" Name="DPS_FS_1:3"/>
<Sig Type="SIG" Name="DPS_FS_1:4"/>
<Sig Type="SIG" Name="DPS_FS_1:5"/>
<Sig Type="SIG" Name="DPS_FS_1:6"/>
<Sig Type="SIG" Name="DPS_FS_1:7"/>
<Sig Type="SIG" Name="DPS_FS_1:8"/>
<Sig Type="SIG" Name="DPS_FS_1:9"/>
<Sig Type="SIG" Name="DPS_FS_1:10"/>
<Sig Type="SIG" Name="DPS_FS_1:11"/>
<Sig Type="SIG" Name="DPS_FS_1:12"/>
<Sig Type="SIG" Name="DPS_FS_1:13"/>
<Sig Type="SIG" Name="DPS_FS_1:14"/>
<Sig Type="SIG" Name="DPS_FS_1:15"/>
</Bus>
<Bus Name="DPS_FS_2">
<Sig Type="SIG" Name="DPS_FS_2:0"/>
<Sig Type="SIG" Name="DPS_FS_2:1"/>
<Sig Type="SIG" Name="DPS_FS_2:2"/>
<Sig Type="SIG" Name="DPS_FS_2:3"/>
<Sig Type="SIG" Name="DPS_FS_2:4"/>
<Sig Type="SIG" Name="DPS_FS_2:5"/>
<Sig Type="SIG" Name="DPS_FS_2:6"/>
<Sig Type="SIG" Name="DPS_FS_2:7"/>
<Sig Type="SIG" Name="DPS_FS_2:8"/>
<Sig Type="SIG" Name="DPS_FS_2:9"/>
<Sig Type="SIG" Name="DPS_FS_2:10"/>
<Sig Type="SIG" Name="DPS_FS_2:11"/>
<Sig Type="SIG" Name="DPS_FS_2:12"/>
<Sig Type="SIG" Name="DPS_FS_2:13"/>
<Sig Type="SIG" Name="DPS_FS_2:14"/>
<Sig Type="SIG" Name="DPS_FS_2:15"/>
</Bus>
<Bus Name="DPS_FS_3">
<Sig Type="SIG" Name="DPS_FS_3:0"/>
<Sig Type="SIG" Name="DPS_FS_3:1"/>
<Sig Type="SIG" Name="DPS_FS_3:2"/>
<Sig Type="SIG" Name="DPS_FS_3:3"/>
<Sig Type="SIG" Name="DPS_FS_3:4"/>
<Sig Type="SIG" Name="DPS_FS_3:5"/>
<Sig Type="SIG" Name="DPS_FS_3:6"/>
<Sig Type="SIG" Name="DPS_FS_3:7"/>
<Sig Type="SIG" Name="DPS_FS_3:8"/>
<Sig Type="SIG" Name="DPS_FS_3:9"/>
<Sig Type="SIG" Name="DPS_FS_3:10"/>
<Sig Type="SIG" Name="DPS_FS_3:11"/>
<Sig Type="SIG" Name="DPS_FS_3:12"/>
<Sig Type="SIG" Name="DPS_FS_3:13"/>
<Sig Type="SIG" Name="DPS_FS_3:14"/>
<Sig Type="SIG" Name="DPS_FS_3:15"/>
</Bus>
<Bus Name="DPS_FS_4">
<Sig Type="SIG" Name="DPS_FS_4:0"/>
<Sig Type="SIG" Name="DPS_FS_4:1"/>
<Sig Type="SIG" Name="DPS_FS_4:2"/>
<Sig Type="SIG" Name="DPS_FS_4:3"/>
<Sig Type="SIG" Name="DPS_FS_4:4"/>
<Sig Type="SIG" Name="DPS_FS_4:5"/>
<Sig Type="SIG" Name="DPS_FS_4:6"/>
<Sig Type="SIG" Name="DPS_FS_4:7"/>
<Sig Type="SIG" Name="DPS_FS_4:8"/>
<Sig Type="SIG" Name="DPS_FS_4:9"/>
<Sig Type="SIG" Name="DPS_FS_4:10"/>
<Sig Type="SIG" Name="DPS_FS_4:11"/>
<Sig Type="SIG" Name="DPS_FS_4:12"/>
<Sig Type="SIG" Name="DPS_FS_4:13"/>
<Sig Type="SIG" Name="DPS_FS_4:14"/>
<Sig Type="SIG" Name="DPS_FS_4:15"/>
</Bus>
<Bus Name="o_PMU_OC_1"> <Bus Name="o_PMU_OC_1">
<Sig Type="SIG" Name="o_PMU_OC_1:0"/> <Sig Type="SIG" Name="o_PMU_OC_1:0"/>
<Sig Type="SIG" Name="o_PMU_OC_1:1"/> <Sig Type="SIG" Name="o_PMU_OC_1:1"/>
@@ -34,29 +101,65 @@
<Sig Type="SIG" Name="o_PMU_OC_1:13"/> <Sig Type="SIG" Name="o_PMU_OC_1:13"/>
<Sig Type="SIG" Name="o_PMU_OC_1:14"/> <Sig Type="SIG" Name="o_PMU_OC_1:14"/>
<Sig Type="SIG" Name="o_PMU_OC_1:15"/> <Sig Type="SIG" Name="o_PMU_OC_1:15"/>
<Sig Type="SIG" Name="o_PMU_OC_1:16"/> </Bus>
<Sig Type="SIG" Name="o_PMU_OC_1:17"/> <Bus Name="o_PMU_OC_2">
<Sig Type="SIG" Name="o_PMU_OC_1:18"/> <Sig Type="SIG" Name="o_PMU_OC_2:0"/>
<Sig Type="SIG" Name="o_PMU_OC_1:19"/> <Sig Type="SIG" Name="o_PMU_OC_2:1"/>
<Sig Type="SIG" Name="o_PMU_OC_1:20"/> <Sig Type="SIG" Name="o_PMU_OC_2:2"/>
<Sig Type="SIG" Name="o_PMU_OC_1:21"/> <Sig Type="SIG" Name="o_PMU_OC_2:3"/>
<Sig Type="SIG" Name="o_PMU_OC_1:22"/> <Sig Type="SIG" Name="o_PMU_OC_2:4"/>
<Sig Type="SIG" Name="o_PMU_OC_1:23"/> <Sig Type="SIG" Name="o_PMU_OC_2:5"/>
<Sig Type="SIG" Name="o_PMU_OC_1:24"/> <Sig Type="SIG" Name="o_PMU_OC_2:6"/>
<Sig Type="SIG" Name="o_PMU_OC_1:25"/> <Sig Type="SIG" Name="o_PMU_OC_2:7"/>
<Sig Type="SIG" Name="o_PMU_OC_1:26"/> <Sig Type="SIG" Name="o_PMU_OC_2:8"/>
<Sig Type="SIG" Name="o_PMU_OC_1:27"/> <Sig Type="SIG" Name="o_PMU_OC_2:9"/>
<Sig Type="SIG" Name="o_PMU_OC_1:28"/> <Sig Type="SIG" Name="o_PMU_OC_2:10"/>
<Sig Type="SIG" Name="o_PMU_OC_1:29"/> <Sig Type="SIG" Name="o_PMU_OC_2:11"/>
<Sig Type="SIG" Name="o_PMU_OC_1:30"/> <Sig Type="SIG" Name="o_PMU_OC_2:12"/>
<Sig Type="SIG" Name="o_PMU_OC_1:31"/> <Sig Type="SIG" Name="o_PMU_OC_2:13"/>
<Sig Type="SIG" Name="o_PMU_OC_2:14"/>
<Sig Type="SIG" Name="o_PMU_OC_2:15"/>
</Bus>
<Bus Name="o_PMU_OC_3">
<Sig Type="SIG" Name="o_PMU_OC_3:0"/>
<Sig Type="SIG" Name="o_PMU_OC_3:1"/>
<Sig Type="SIG" Name="o_PMU_OC_3:2"/>
<Sig Type="SIG" Name="o_PMU_OC_3:3"/>
<Sig Type="SIG" Name="o_PMU_OC_3:4"/>
<Sig Type="SIG" Name="o_PMU_OC_3:5"/>
<Sig Type="SIG" Name="o_PMU_OC_3:6"/>
<Sig Type="SIG" Name="o_PMU_OC_3:7"/>
<Sig Type="SIG" Name="o_PMU_OC_3:8"/>
<Sig Type="SIG" Name="o_PMU_OC_3:9"/>
<Sig Type="SIG" Name="o_PMU_OC_3:10"/>
<Sig Type="SIG" Name="o_PMU_OC_3:11"/>
<Sig Type="SIG" Name="o_PMU_OC_3:12"/>
<Sig Type="SIG" Name="o_PMU_OC_3:13"/>
<Sig Type="SIG" Name="o_PMU_OC_3:14"/>
<Sig Type="SIG" Name="o_PMU_OC_3:15"/>
</Bus>
<Bus Name="o_PMU_OC_4">
<Sig Type="SIG" Name="o_PMU_OC_4:0"/>
<Sig Type="SIG" Name="o_PMU_OC_4:1"/>
<Sig Type="SIG" Name="o_PMU_OC_4:2"/>
<Sig Type="SIG" Name="o_PMU_OC_4:3"/>
<Sig Type="SIG" Name="o_PMU_OC_4:4"/>
<Sig Type="SIG" Name="o_PMU_OC_4:5"/>
<Sig Type="SIG" Name="o_PMU_OC_4:6"/>
<Sig Type="SIG" Name="o_PMU_OC_4:7"/>
<Sig Type="SIG" Name="o_PMU_OC_4:8"/>
<Sig Type="SIG" Name="o_PMU_OC_4:9"/>
<Sig Type="SIG" Name="o_PMU_OC_4:10"/>
<Sig Type="SIG" Name="o_PMU_OC_4:11"/>
<Sig Type="SIG" Name="o_PMU_OC_4:12"/>
<Sig Type="SIG" Name="o_PMU_OC_4:13"/>
<Sig Type="SIG" Name="o_PMU_OC_4:14"/>
<Sig Type="SIG" Name="o_PMU_OC_4:15"/>
</Bus> </Bus>
</Trace> </Trace>
<Trigger> <Trigger>
<TU Serialbits="0" Type="0" ID="1" Sig="i_cs,"/> <TU Serialbits="0" Type="0" ID="1" Sig="con_exec,"/>
<TU Serialbits="0" Type="0" ID="2" Sig="i_rst_n,"/> <TE MaxSequence="1" MaxEvnCnt="1" ID="1" Resource="1"/>
<TE MaxSequence="2" MaxEvnCnt="1" ID="1" Resource="0"/>
<TE MaxSequence="2" MaxEvnCnt="1" ID="2" Resource="0"/>
</Trigger> </Trigger>
</Dataset> </Dataset>
</Core> </Core>
CPLD2/debug.rvs
+131 -28
View File
@@ -1,17 +1,84 @@
<Project ModBy="Analyzer" Name="C:/Users/testrong/Documents/Work/NewInstrCalBoard/2.FW/CPLD/CPLD2/debug.rvs" Date="2026-05-29"> <Project ModBy="Inserter" Name="C:/Users/testrong/Documents/Work/NewInstrCalBoard/2.FW/CPLD/CPLD2/debug.rvl" Date="2026-06-16">
<Core Name="RelayConTop_LA0"> <Core Name="RelayConTop_LA0">
<Setting> <Setting>
<Capture SamplesPerTrig="2048" NumTrigsCap="1"/> <Capture SamplesPerTrig="1" NumTrigsCap=""/>
<Event EventCnt="0" CntEnableRun="0"/> <Event EventCnt="" CntEnableRun=""/>
<TrigSetting PreTrgSamples="" AND_ALL="0" PostTrgSamples="" TURadix="0"/> <TrigSetting PreTrgSamples="" AND_ALL="" PostTrgSamples="" TURadix="0"/>
</Setting> </Setting>
<Dataset Name="Base"> <Dataset Name="Base">
<Trace> <Trace>
<Sig Name="i_rst_n"/> <Bus Name="DPS_FS_1" Radix="0">
<Sig Name="CPLD_Con_2/i_con_exec"/> <Sig Name="DPS_FS_1:0"/>
<Sig Name="BUS_Con_2/err_flag"/> <Sig Name="DPS_FS_1:1"/>
<Sig Name="CPLD_Con_2/err_flag"/> <Sig Name="DPS_FS_1:2"/>
<Sig Name="CPLD_Reg_2/err_flag"/> <Sig Name="DPS_FS_1:3"/>
<Sig Name="DPS_FS_1:4"/>
<Sig Name="DPS_FS_1:5"/>
<Sig Name="DPS_FS_1:6"/>
<Sig Name="DPS_FS_1:7"/>
<Sig Name="DPS_FS_1:8"/>
<Sig Name="DPS_FS_1:9"/>
<Sig Name="DPS_FS_1:10"/>
<Sig Name="DPS_FS_1:11"/>
<Sig Name="DPS_FS_1:12"/>
<Sig Name="DPS_FS_1:13"/>
<Sig Name="DPS_FS_1:14"/>
<Sig Name="DPS_FS_1:15"/>
</Bus>
<Bus Name="DPS_FS_2" Radix="0">
<Sig Name="DPS_FS_2:0"/>
<Sig Name="DPS_FS_2:1"/>
<Sig Name="DPS_FS_2:2"/>
<Sig Name="DPS_FS_2:3"/>
<Sig Name="DPS_FS_2:4"/>
<Sig Name="DPS_FS_2:5"/>
<Sig Name="DPS_FS_2:6"/>
<Sig Name="DPS_FS_2:7"/>
<Sig Name="DPS_FS_2:8"/>
<Sig Name="DPS_FS_2:9"/>
<Sig Name="DPS_FS_2:10"/>
<Sig Name="DPS_FS_2:11"/>
<Sig Name="DPS_FS_2:12"/>
<Sig Name="DPS_FS_2:13"/>
<Sig Name="DPS_FS_2:14"/>
<Sig Name="DPS_FS_2:15"/>
</Bus>
<Bus Name="DPS_FS_3" Radix="0">
<Sig Name="DPS_FS_3:0"/>
<Sig Name="DPS_FS_3:1"/>
<Sig Name="DPS_FS_3:2"/>
<Sig Name="DPS_FS_3:3"/>
<Sig Name="DPS_FS_3:4"/>
<Sig Name="DPS_FS_3:5"/>
<Sig Name="DPS_FS_3:6"/>
<Sig Name="DPS_FS_3:7"/>
<Sig Name="DPS_FS_3:8"/>
<Sig Name="DPS_FS_3:9"/>
<Sig Name="DPS_FS_3:10"/>
<Sig Name="DPS_FS_3:11"/>
<Sig Name="DPS_FS_3:12"/>
<Sig Name="DPS_FS_3:13"/>
<Sig Name="DPS_FS_3:14"/>
<Sig Name="DPS_FS_3:15"/>
</Bus>
<Bus Name="DPS_FS_4" Radix="0">
<Sig Name="DPS_FS_4:0"/>
<Sig Name="DPS_FS_4:1"/>
<Sig Name="DPS_FS_4:2"/>
<Sig Name="DPS_FS_4:3"/>
<Sig Name="DPS_FS_4:4"/>
<Sig Name="DPS_FS_4:5"/>
<Sig Name="DPS_FS_4:6"/>
<Sig Name="DPS_FS_4:7"/>
<Sig Name="DPS_FS_4:8"/>
<Sig Name="DPS_FS_4:9"/>
<Sig Name="DPS_FS_4:10"/>
<Sig Name="DPS_FS_4:11"/>
<Sig Name="DPS_FS_4:12"/>
<Sig Name="DPS_FS_4:13"/>
<Sig Name="DPS_FS_4:14"/>
<Sig Name="DPS_FS_4:15"/>
</Bus>
<Bus Name="o_PMU_OC_1" Radix="0"> <Bus Name="o_PMU_OC_1" Radix="0">
<Sig Name="o_PMU_OC_1:0"/> <Sig Name="o_PMU_OC_1:0"/>
<Sig Name="o_PMU_OC_1:1"/> <Sig Name="o_PMU_OC_1:1"/>
@@ -29,29 +96,65 @@
<Sig Name="o_PMU_OC_1:13"/> <Sig Name="o_PMU_OC_1:13"/>
<Sig Name="o_PMU_OC_1:14"/> <Sig Name="o_PMU_OC_1:14"/>
<Sig Name="o_PMU_OC_1:15"/> <Sig Name="o_PMU_OC_1:15"/>
<Sig Name="o_PMU_OC_1:16"/> </Bus>
<Sig Name="o_PMU_OC_1:17"/> <Bus Name="o_PMU_OC_2" Radix="0">
<Sig Name="o_PMU_OC_1:18"/> <Sig Name="o_PMU_OC_2:0"/>
<Sig Name="o_PMU_OC_1:19"/> <Sig Name="o_PMU_OC_2:1"/>
<Sig Name="o_PMU_OC_1:20"/> <Sig Name="o_PMU_OC_2:2"/>
<Sig Name="o_PMU_OC_1:21"/> <Sig Name="o_PMU_OC_2:3"/>
<Sig Name="o_PMU_OC_1:22"/> <Sig Name="o_PMU_OC_2:4"/>
<Sig Name="o_PMU_OC_1:23"/> <Sig Name="o_PMU_OC_2:5"/>
<Sig Name="o_PMU_OC_1:24"/> <Sig Name="o_PMU_OC_2:6"/>
<Sig Name="o_PMU_OC_1:25"/> <Sig Name="o_PMU_OC_2:7"/>
<Sig Name="o_PMU_OC_1:26"/> <Sig Name="o_PMU_OC_2:8"/>
<Sig Name="o_PMU_OC_1:27"/> <Sig Name="o_PMU_OC_2:9"/>
<Sig Name="o_PMU_OC_1:28"/> <Sig Name="o_PMU_OC_2:10"/>
<Sig Name="o_PMU_OC_1:29"/> <Sig Name="o_PMU_OC_2:11"/>
<Sig Name="o_PMU_OC_1:30"/> <Sig Name="o_PMU_OC_2:12"/>
<Sig Name="o_PMU_OC_1:31"/> <Sig Name="o_PMU_OC_2:13"/>
<Sig Name="o_PMU_OC_2:14"/>
<Sig Name="o_PMU_OC_2:15"/>
</Bus>
<Bus Name="o_PMU_OC_3" Radix="0">
<Sig Name="o_PMU_OC_3:0"/>
<Sig Name="o_PMU_OC_3:1"/>
<Sig Name="o_PMU_OC_3:2"/>
<Sig Name="o_PMU_OC_3:3"/>
<Sig Name="o_PMU_OC_3:4"/>
<Sig Name="o_PMU_OC_3:5"/>
<Sig Name="o_PMU_OC_3:6"/>
<Sig Name="o_PMU_OC_3:7"/>
<Sig Name="o_PMU_OC_3:8"/>
<Sig Name="o_PMU_OC_3:9"/>
<Sig Name="o_PMU_OC_3:10"/>
<Sig Name="o_PMU_OC_3:11"/>
<Sig Name="o_PMU_OC_3:12"/>
<Sig Name="o_PMU_OC_3:13"/>
<Sig Name="o_PMU_OC_3:14"/>
<Sig Name="o_PMU_OC_3:15"/>
</Bus>
<Bus Name="o_PMU_OC_4" Radix="0">
<Sig Name="o_PMU_OC_4:0"/>
<Sig Name="o_PMU_OC_4:1"/>
<Sig Name="o_PMU_OC_4:2"/>
<Sig Name="o_PMU_OC_4:3"/>
<Sig Name="o_PMU_OC_4:4"/>
<Sig Name="o_PMU_OC_4:5"/>
<Sig Name="o_PMU_OC_4:6"/>
<Sig Name="o_PMU_OC_4:7"/>
<Sig Name="o_PMU_OC_4:8"/>
<Sig Name="o_PMU_OC_4:9"/>
<Sig Name="o_PMU_OC_4:10"/>
<Sig Name="o_PMU_OC_4:11"/>
<Sig Name="o_PMU_OC_4:12"/>
<Sig Name="o_PMU_OC_4:13"/>
<Sig Name="o_PMU_OC_4:14"/>
<Sig Name="o_PMU_OC_4:15"/>
</Bus> </Bus>
</Trace> </Trace>
<Trigger> <Trigger>
<TU Operator="7" Name="TU1" ID="1" Value="0" Radix="0"/> <TU Operator="6" Name="TU1" ID="1" Value="0" Radix="0"/>
<TU Operator="7" Name="TU2" ID="2" Value="0" Radix="0"/>
<TE Enable="1" Expression="TU1" Name="TE1" ID="1"/> <TE Enable="1" Expression="TU1" Name="TE1" ID="1"/>
<TE Enable="1" Expression="TU2" Name="TE2" ID="2"/>
</Trigger> </Trigger>
</Dataset> </Dataset>
</Core> </Core>
CPLD2/impl1/NewExtIns_CPLD2_impl1.bit
BIN
View File
Binary file not shown.
CPLD2/impl1/NewExtIns_CPLD2_impl1.jed
+3745 -3681
View File
File diff suppressed because it is too large Load Diff
CPLD2/untitled.svf
+38 -301
View File
File diff suppressed because one or more lines are too long
CPLD3/CPLD3_Debug.svf
+9 -9
View File
@@ -284,7 +284,7 @@ SDR 36 TDI (c30040000) TDO (000000000) MASK (FFFFFFFFF);
SDR 36 TDI (430060000); SDR 36 TDI (430060000);
SDR 36 TDI (430060000) TDO (000000000) MASK (FFFFFFFFF); SDR 36 TDI (430060000) TDO (000000000) MASK (FFFFFFFFF);
!==> [JTAG] tmLastAddrWritten = 931 !==> [JTAG] tmLastAddrWritten = 1681
! Get Multiple Trig Enbl ! Get Multiple Trig Enbl
SDR 36 TDI (430050000); SDR 36 TDI (430050000);
@@ -475,19 +475,19 @@ FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
FFFFFFFFFFFFF); FFFFFFFFFFFFF);
!==> [JTAG] burst read 2304 byte = F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C1E0F0783C1E0F0783C1E0F0783C1E0F0783C1E0F0783C1E0F0783C1E0F0783C1E0F0783C1E0F0783C1E0F0783C1E0F0783C1E0F0783C1E0F0783C1E0F0783C1E0F0783C1E0F0783C1E0F0783C1E0F0783C1E0F0783C1E0F0783C1E0F0783C1E0F0783C1E0F0783C1E0F0783C1E0F0783C1E0F0783C1E0F0783C1E0F0783C1E0F0783C1E0F0783C08040A05028140A05028140A05028140A05028140A05028140A05028140A05028140A05028140A05028140A05028140A05028140A05028140A05028140A05028140A05028140A05028140A05028140A05028140A05028140A05028140A05028140A05028140A05028140A05028140A05028140A05028140A05028140A05028140A05028140A05028140A05028140A050281F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1 !==> [JTAG] burst read 2304 byte = 108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108846211088440201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008044221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221108844221
! Get BurstRead CRC ! Get BurstRead CRC
SDR 36 TDI (4300a0000); SDR 36 TDI (4300a0000);
SDR 36 TDI (4300a0000) TDO (000000000) MASK (FFFFFFFFF); SDR 36 TDI (4300a0000) TDO (000000000) MASK (FFFFFFFFF);
!==> [JTAG] dummy = 8B67 !==> [JTAG] dummy = B030
! Get BurstRead CRC ! Get BurstRead CRC
SDR 36 TDI (4300a0000); SDR 36 TDI (4300a0000);
SDR 36 TDI (4300a0000) TDO (000000000) MASK (FFFFFFFFF); SDR 36 TDI (4300a0000) TDO (000000000) MASK (FFFFFFFFF);
!==> [JTAG] tmCRC = 8B67 (equation = 13F5) !==> [JTAG] tmCRC = B030 (equation = B221)
! Get Pre-Trig Sample Num ! Get Pre-Trig Sample Num
SDR 36 TDI (c30010000); SDR 36 TDI (c30010000);
@@ -507,17 +507,17 @@ SDR 36 TDI (c31000000) TDO (000000000) MASK (FFFFFFFFF);
SDR 36 TDI (c32000000); SDR 36 TDI (c32000000);
SDR 36 TDI (c32000000) TDO (000000000) MASK (FFFFFFFFF); SDR 36 TDI (c32000000) TDO (000000000) MASK (FFFFFFFFF);
!==> [JTAG] tmTrigPTr = 1065 !==> [JTAG] tmTrigPTr = 1815
!==> [TMEN] trigPtr=1065 !==> [TMEN] trigPtr=1815
!==> [TMEN] pre_cap=true (preCap=1, regNum=0, offset=0) !==> [TMEN] pre_cap=true (preCap=1, regNum=0, offset=0)
!==> [TMEN] trigPtr=1060 (- 5) !==> [TMEN] trigPtr=1810 (- 5)
!==> [TMEN] (pre_cap) out:2980-2048 !==> [TMEN] (pre_cap) out:3730-2048
!==> [TMEN] (pre_cap) out:932-1061 !==> [TMEN] (pre_cap) out:1682-1811
!==> [TMEN] (pre_cap) triggerPosition=128 !==> [TMEN] (pre_cap) triggerPosition=128
CPLD3/CPLD_Con.v
+5 -5
View File
@@ -117,19 +117,19 @@ module CPLD_Con (
else if (dc_t == 1'b1) begin else if (dc_t == 1'b1) begin
case (dc_slot_flag) case (dc_slot_flag)
4'b0001: begin 4'b0001: begin
PMU_RC <= 4'b0001; PMU_RC <= 4'b1110;
end end
4'b0010: begin 4'b0010: begin
PMU_RC <= 4'b0010; PMU_RC <= 4'b1101;
end end
4'b0100: begin 4'b0100: begin
PMU_RC <= 4'b0100; PMU_RC <= 4'b1011;
end end
4'b1000: begin 4'b1000: begin
PMU_RC <= 4'b1000; PMU_RC <= 4'b0111;
end end
default:begin default:begin
PMU_RC <= 4'b0000; PMU_RC <= 4'b1111;
end end
endcase endcase
end end
CPLD3/impl1/NewExtIns_CPLD3_impl1.bit
BIN
View File
Binary file not shown.
CPLD3/impl1/NewExtIns_CPLD3_impl1.jed
+2445 -2445
View File
File diff suppressed because it is too large Load Diff