Modify simulation files
This commit is contained in:
+107
-39
@@ -1,7 +1,7 @@
|
||||
<Project ModBy="Inserter" SigType="0" Name="/home/ly0kos/work/prj/New_CalBoard/2.FW/CPLD2/debug.rvl" Date="2026-05-26">
|
||||
<Project ModBy="Inserter" SigType="0" Name="C:/Users/testrong/Documents/Work/NewInstrCalBoard/2.FW/CPLD/CPLD2/debug.rvl" Date="2026-05-29">
|
||||
<IP Version="1_6_042617"/>
|
||||
<Design DesignEntry="Schematic/Verilog HDL" Synthesis="synplify" DeviceFamily="MachXO2" DesignName="NewExtIns_CPLD2"/>
|
||||
<Core InsertDataset="0" Insert="1" Reveal_sig="695532641" Name="RelayConTop_LA0" ID="0">
|
||||
<Core InsertDataset="0" Insert="1" Reveal_sig="695926902" Name="RelayConTop_LA0" ID="0">
|
||||
<Setting>
|
||||
<Clock SampleClk="i_sys_clk" SampleEnable="0" EnableClk="" EnableClk_Pri="0"/>
|
||||
<TraceBuffer Implementation="0" BitTimeStamp="0" hasTimeStamp="0" IncTrigSig="0" BufferDepth="2048"/>
|
||||
@@ -16,46 +16,114 @@
|
||||
<Sig Type="SIG" Name="BUS_Con_2/i_cs"/>
|
||||
<Sig Type="SIG" Name="BUS_Con_2/i_sclk"/>
|
||||
<Sig Type="SIG" Name="BUS_Con_2/i_mosi"/>
|
||||
<Sig Type="SIG" Name="BUS_Con_2/i_reg_busy"/>
|
||||
<Sig Type="SIG" Name="CPLD_Reg_2/o_exec"/>
|
||||
<Bus Name="RC_T">
|
||||
<Sig Type="SIG" Name="RC_T:0"/>
|
||||
<Sig Type="SIG" Name="RC_T:1"/>
|
||||
<Sig Type="SIG" Name="RC_T:2"/>
|
||||
<Sig Type="SIG" Name="RC_T:3"/>
|
||||
<Sig Type="SIG" Name="RC_T:4"/>
|
||||
<Sig Type="SIG" Name="RC_T:5"/>
|
||||
<Sig Type="SIG" Name="RC_T:6"/>
|
||||
<Sig Type="SIG" Name="RC_T:7"/>
|
||||
<Sig Type="SIG" Name="RC_T:8"/>
|
||||
<Sig Type="SIG" Name="RC_T:9"/>
|
||||
<Sig Type="SIG" Name="RC_T:10"/>
|
||||
<Sig Type="SIG" Name="RC_T:11"/>
|
||||
<Sig Type="SIG" Name="RC_T:12"/>
|
||||
<Sig Type="SIG" Name="RC_T:13"/>
|
||||
<Sig Type="SIG" Name="RC_T:14"/>
|
||||
<Sig Type="SIG" Name="RC_T:15"/>
|
||||
<Sig Type="SIG" Name="RC_T:16"/>
|
||||
<Sig Type="SIG" Name="RC_T:17"/>
|
||||
<Sig Type="SIG" Name="RC_T:18"/>
|
||||
<Sig Type="SIG" Name="RC_T:19"/>
|
||||
<Sig Type="SIG" Name="RC_T:20"/>
|
||||
<Sig Type="SIG" Name="RC_T:21"/>
|
||||
<Sig Type="SIG" Name="RC_T:22"/>
|
||||
<Sig Type="SIG" Name="RC_T:23"/>
|
||||
<Sig Type="SIG" Name="RC_T:24"/>
|
||||
<Sig Type="SIG" Name="RC_T:25"/>
|
||||
<Sig Type="SIG" Name="RC_T:26"/>
|
||||
<Sig Type="SIG" Name="RC_T:27"/>
|
||||
<Sig Type="SIG" Name="RC_T:28"/>
|
||||
<Sig Type="SIG" Name="RC_T:29"/>
|
||||
<Sig Type="SIG" Name="RC_T:30"/>
|
||||
<Sig Type="SIG" Name="RC_T:31"/>
|
||||
</Bus>
|
||||
<Sig Type="SIG" Name="CPLD_Con_2/i_con_exec"/>
|
||||
<Sig Type="SIG" Name="BUS_Con_2/err_flag"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_2/err_flag"/>
|
||||
<Sig Type="SIG" Name="CPLD_Reg_2/err_flag"/>
|
||||
<Sig Type="SIG" Name="CPLD_Con_2/i_con_exec"/>
|
||||
<Bus Name="DC_Con1">
|
||||
<Sig Type="SIG" Name="DC_Con1:0"/>
|
||||
<Sig Type="SIG" Name="DC_Con1:1"/>
|
||||
<Sig Type="SIG" Name="DC_Con1:2"/>
|
||||
<Sig Type="SIG" Name="DC_Con1:3"/>
|
||||
<Sig Type="SIG" Name="DC_Con1:4"/>
|
||||
<Sig Type="SIG" Name="DC_Con1:5"/>
|
||||
<Sig Type="SIG" Name="DC_Con1:6"/>
|
||||
<Sig Type="SIG" Name="DC_Con1:7"/>
|
||||
<Sig Type="SIG" Name="DC_Con1:8"/>
|
||||
<Sig Type="SIG" Name="DC_Con1:9"/>
|
||||
<Sig Type="SIG" Name="DC_Con1:10"/>
|
||||
<Sig Type="SIG" Name="DC_Con1:11"/>
|
||||
<Sig Type="SIG" Name="DC_Con1:12"/>
|
||||
<Sig Type="SIG" Name="DC_Con1:13"/>
|
||||
<Sig Type="SIG" Name="DC_Con1:14"/>
|
||||
<Sig Type="SIG" Name="DC_Con1:15"/>
|
||||
<Sig Type="SIG" Name="DC_Con1:16"/>
|
||||
<Sig Type="SIG" Name="DC_Con1:17"/>
|
||||
<Sig Type="SIG" Name="DC_Con1:18"/>
|
||||
<Sig Type="SIG" Name="DC_Con1:19"/>
|
||||
<Sig Type="SIG" Name="DC_Con1:20"/>
|
||||
<Sig Type="SIG" Name="DC_Con1:21"/>
|
||||
<Sig Type="SIG" Name="DC_Con1:22"/>
|
||||
<Sig Type="SIG" Name="DC_Con1:23"/>
|
||||
</Bus>
|
||||
<Bus Name="DC_Con2">
|
||||
<Sig Type="SIG" Name="DC_Con2:0"/>
|
||||
<Sig Type="SIG" Name="DC_Con2:1"/>
|
||||
<Sig Type="SIG" Name="DC_Con2:2"/>
|
||||
<Sig Type="SIG" Name="DC_Con2:3"/>
|
||||
<Sig Type="SIG" Name="DC_Con2:4"/>
|
||||
<Sig Type="SIG" Name="DC_Con2:5"/>
|
||||
<Sig Type="SIG" Name="DC_Con2:6"/>
|
||||
<Sig Type="SIG" Name="DC_Con2:7"/>
|
||||
<Sig Type="SIG" Name="DC_Con2:8"/>
|
||||
<Sig Type="SIG" Name="DC_Con2:9"/>
|
||||
<Sig Type="SIG" Name="DC_Con2:10"/>
|
||||
<Sig Type="SIG" Name="DC_Con2:11"/>
|
||||
<Sig Type="SIG" Name="DC_Con2:12"/>
|
||||
<Sig Type="SIG" Name="DC_Con2:13"/>
|
||||
<Sig Type="SIG" Name="DC_Con2:14"/>
|
||||
<Sig Type="SIG" Name="DC_Con2:15"/>
|
||||
<Sig Type="SIG" Name="DC_Con2:16"/>
|
||||
<Sig Type="SIG" Name="DC_Con2:17"/>
|
||||
<Sig Type="SIG" Name="DC_Con2:18"/>
|
||||
<Sig Type="SIG" Name="DC_Con2:19"/>
|
||||
<Sig Type="SIG" Name="DC_Con2:20"/>
|
||||
<Sig Type="SIG" Name="DC_Con2:21"/>
|
||||
<Sig Type="SIG" Name="DC_Con2:22"/>
|
||||
<Sig Type="SIG" Name="DC_Con2:23"/>
|
||||
</Bus>
|
||||
<Bus Name="DC_Con3">
|
||||
<Sig Type="SIG" Name="DC_Con3:0"/>
|
||||
<Sig Type="SIG" Name="DC_Con3:1"/>
|
||||
<Sig Type="SIG" Name="DC_Con3:2"/>
|
||||
<Sig Type="SIG" Name="DC_Con3:3"/>
|
||||
<Sig Type="SIG" Name="DC_Con3:4"/>
|
||||
<Sig Type="SIG" Name="DC_Con3:5"/>
|
||||
<Sig Type="SIG" Name="DC_Con3:6"/>
|
||||
<Sig Type="SIG" Name="DC_Con3:7"/>
|
||||
<Sig Type="SIG" Name="DC_Con3:8"/>
|
||||
<Sig Type="SIG" Name="DC_Con3:9"/>
|
||||
<Sig Type="SIG" Name="DC_Con3:10"/>
|
||||
<Sig Type="SIG" Name="DC_Con3:11"/>
|
||||
<Sig Type="SIG" Name="DC_Con3:12"/>
|
||||
<Sig Type="SIG" Name="DC_Con3:13"/>
|
||||
<Sig Type="SIG" Name="DC_Con3:14"/>
|
||||
<Sig Type="SIG" Name="DC_Con3:15"/>
|
||||
<Sig Type="SIG" Name="DC_Con3:16"/>
|
||||
<Sig Type="SIG" Name="DC_Con3:17"/>
|
||||
<Sig Type="SIG" Name="DC_Con3:18"/>
|
||||
<Sig Type="SIG" Name="DC_Con3:19"/>
|
||||
<Sig Type="SIG" Name="DC_Con3:20"/>
|
||||
<Sig Type="SIG" Name="DC_Con3:21"/>
|
||||
<Sig Type="SIG" Name="DC_Con3:22"/>
|
||||
<Sig Type="SIG" Name="DC_Con3:23"/>
|
||||
</Bus>
|
||||
<Bus Name="DC_Con4">
|
||||
<Sig Type="SIG" Name="DC_Con4:0"/>
|
||||
<Sig Type="SIG" Name="DC_Con4:1"/>
|
||||
<Sig Type="SIG" Name="DC_Con4:2"/>
|
||||
<Sig Type="SIG" Name="DC_Con4:3"/>
|
||||
<Sig Type="SIG" Name="DC_Con4:4"/>
|
||||
<Sig Type="SIG" Name="DC_Con4:5"/>
|
||||
<Sig Type="SIG" Name="DC_Con4:6"/>
|
||||
<Sig Type="SIG" Name="DC_Con4:7"/>
|
||||
<Sig Type="SIG" Name="DC_Con4:8"/>
|
||||
<Sig Type="SIG" Name="DC_Con4:9"/>
|
||||
<Sig Type="SIG" Name="DC_Con4:10"/>
|
||||
<Sig Type="SIG" Name="DC_Con4:11"/>
|
||||
<Sig Type="SIG" Name="DC_Con4:12"/>
|
||||
<Sig Type="SIG" Name="DC_Con4:13"/>
|
||||
<Sig Type="SIG" Name="DC_Con4:14"/>
|
||||
<Sig Type="SIG" Name="DC_Con4:15"/>
|
||||
<Sig Type="SIG" Name="DC_Con4:16"/>
|
||||
<Sig Type="SIG" Name="DC_Con4:17"/>
|
||||
<Sig Type="SIG" Name="DC_Con4:18"/>
|
||||
<Sig Type="SIG" Name="DC_Con4:19"/>
|
||||
<Sig Type="SIG" Name="DC_Con4:20"/>
|
||||
<Sig Type="SIG" Name="DC_Con4:21"/>
|
||||
<Sig Type="SIG" Name="DC_Con4:22"/>
|
||||
<Sig Type="SIG" Name="DC_Con4:23"/>
|
||||
</Bus>
|
||||
</Trace>
|
||||
<Trigger>
|
||||
<TU Serialbits="0" Type="0" ID="1" Sig="i_cs,"/>
|
||||
|
||||
+107
-39
@@ -1,4 +1,4 @@
|
||||
<Project ModBy="Inserter" Name="/home/ly0kos/work/prj/New_CalBoard/2.FW/CPLD2/debug.rvl" Date="2026-05-26">
|
||||
<Project ModBy="Inserter" Name="C:/Users/testrong/Documents/Work/NewInstrCalBoard/2.FW/CPLD/CPLD2/debug.rvl" Date="2026-05-29">
|
||||
<Core Name="RelayConTop_LA0">
|
||||
<Setting>
|
||||
<Capture SamplesPerTrig="2048" NumTrigsCap="1"/>
|
||||
@@ -11,50 +11,118 @@
|
||||
<Sig Name="BUS_Con_2/i_cs"/>
|
||||
<Sig Name="BUS_Con_2/i_sclk"/>
|
||||
<Sig Name="BUS_Con_2/i_mosi"/>
|
||||
<Sig Name="BUS_Con_2/i_reg_busy"/>
|
||||
<Sig Name="CPLD_Reg_2/o_exec"/>
|
||||
<Bus Name="RC_T" Radix="0">
|
||||
<Sig Name="RC_T:0"/>
|
||||
<Sig Name="RC_T:1"/>
|
||||
<Sig Name="RC_T:2"/>
|
||||
<Sig Name="RC_T:3"/>
|
||||
<Sig Name="RC_T:4"/>
|
||||
<Sig Name="RC_T:5"/>
|
||||
<Sig Name="RC_T:6"/>
|
||||
<Sig Name="RC_T:7"/>
|
||||
<Sig Name="RC_T:8"/>
|
||||
<Sig Name="RC_T:9"/>
|
||||
<Sig Name="RC_T:10"/>
|
||||
<Sig Name="RC_T:11"/>
|
||||
<Sig Name="RC_T:12"/>
|
||||
<Sig Name="RC_T:13"/>
|
||||
<Sig Name="RC_T:14"/>
|
||||
<Sig Name="RC_T:15"/>
|
||||
<Sig Name="RC_T:16"/>
|
||||
<Sig Name="RC_T:17"/>
|
||||
<Sig Name="RC_T:18"/>
|
||||
<Sig Name="RC_T:19"/>
|
||||
<Sig Name="RC_T:20"/>
|
||||
<Sig Name="RC_T:21"/>
|
||||
<Sig Name="RC_T:22"/>
|
||||
<Sig Name="RC_T:23"/>
|
||||
<Sig Name="RC_T:24"/>
|
||||
<Sig Name="RC_T:25"/>
|
||||
<Sig Name="RC_T:26"/>
|
||||
<Sig Name="RC_T:27"/>
|
||||
<Sig Name="RC_T:28"/>
|
||||
<Sig Name="RC_T:29"/>
|
||||
<Sig Name="RC_T:30"/>
|
||||
<Sig Name="RC_T:31"/>
|
||||
</Bus>
|
||||
<Sig Name="CPLD_Con_2/i_con_exec"/>
|
||||
<Sig Name="BUS_Con_2/err_flag"/>
|
||||
<Sig Name="CPLD_Con_2/err_flag"/>
|
||||
<Sig Name="CPLD_Reg_2/err_flag"/>
|
||||
<Sig Name="CPLD_Con_2/i_con_exec"/>
|
||||
<Bus Name="DC_Con1" Radix="0">
|
||||
<Sig Name="DC_Con1:0"/>
|
||||
<Sig Name="DC_Con1:1"/>
|
||||
<Sig Name="DC_Con1:2"/>
|
||||
<Sig Name="DC_Con1:3"/>
|
||||
<Sig Name="DC_Con1:4"/>
|
||||
<Sig Name="DC_Con1:5"/>
|
||||
<Sig Name="DC_Con1:6"/>
|
||||
<Sig Name="DC_Con1:7"/>
|
||||
<Sig Name="DC_Con1:8"/>
|
||||
<Sig Name="DC_Con1:9"/>
|
||||
<Sig Name="DC_Con1:10"/>
|
||||
<Sig Name="DC_Con1:11"/>
|
||||
<Sig Name="DC_Con1:12"/>
|
||||
<Sig Name="DC_Con1:13"/>
|
||||
<Sig Name="DC_Con1:14"/>
|
||||
<Sig Name="DC_Con1:15"/>
|
||||
<Sig Name="DC_Con1:16"/>
|
||||
<Sig Name="DC_Con1:17"/>
|
||||
<Sig Name="DC_Con1:18"/>
|
||||
<Sig Name="DC_Con1:19"/>
|
||||
<Sig Name="DC_Con1:20"/>
|
||||
<Sig Name="DC_Con1:21"/>
|
||||
<Sig Name="DC_Con1:22"/>
|
||||
<Sig Name="DC_Con1:23"/>
|
||||
</Bus>
|
||||
<Bus Name="DC_Con2" Radix="0">
|
||||
<Sig Name="DC_Con2:0"/>
|
||||
<Sig Name="DC_Con2:1"/>
|
||||
<Sig Name="DC_Con2:2"/>
|
||||
<Sig Name="DC_Con2:3"/>
|
||||
<Sig Name="DC_Con2:4"/>
|
||||
<Sig Name="DC_Con2:5"/>
|
||||
<Sig Name="DC_Con2:6"/>
|
||||
<Sig Name="DC_Con2:7"/>
|
||||
<Sig Name="DC_Con2:8"/>
|
||||
<Sig Name="DC_Con2:9"/>
|
||||
<Sig Name="DC_Con2:10"/>
|
||||
<Sig Name="DC_Con2:11"/>
|
||||
<Sig Name="DC_Con2:12"/>
|
||||
<Sig Name="DC_Con2:13"/>
|
||||
<Sig Name="DC_Con2:14"/>
|
||||
<Sig Name="DC_Con2:15"/>
|
||||
<Sig Name="DC_Con2:16"/>
|
||||
<Sig Name="DC_Con2:17"/>
|
||||
<Sig Name="DC_Con2:18"/>
|
||||
<Sig Name="DC_Con2:19"/>
|
||||
<Sig Name="DC_Con2:20"/>
|
||||
<Sig Name="DC_Con2:21"/>
|
||||
<Sig Name="DC_Con2:22"/>
|
||||
<Sig Name="DC_Con2:23"/>
|
||||
</Bus>
|
||||
<Bus Name="DC_Con3" Radix="0">
|
||||
<Sig Name="DC_Con3:0"/>
|
||||
<Sig Name="DC_Con3:1"/>
|
||||
<Sig Name="DC_Con3:2"/>
|
||||
<Sig Name="DC_Con3:3"/>
|
||||
<Sig Name="DC_Con3:4"/>
|
||||
<Sig Name="DC_Con3:5"/>
|
||||
<Sig Name="DC_Con3:6"/>
|
||||
<Sig Name="DC_Con3:7"/>
|
||||
<Sig Name="DC_Con3:8"/>
|
||||
<Sig Name="DC_Con3:9"/>
|
||||
<Sig Name="DC_Con3:10"/>
|
||||
<Sig Name="DC_Con3:11"/>
|
||||
<Sig Name="DC_Con3:12"/>
|
||||
<Sig Name="DC_Con3:13"/>
|
||||
<Sig Name="DC_Con3:14"/>
|
||||
<Sig Name="DC_Con3:15"/>
|
||||
<Sig Name="DC_Con3:16"/>
|
||||
<Sig Name="DC_Con3:17"/>
|
||||
<Sig Name="DC_Con3:18"/>
|
||||
<Sig Name="DC_Con3:19"/>
|
||||
<Sig Name="DC_Con3:20"/>
|
||||
<Sig Name="DC_Con3:21"/>
|
||||
<Sig Name="DC_Con3:22"/>
|
||||
<Sig Name="DC_Con3:23"/>
|
||||
</Bus>
|
||||
<Bus Name="DC_Con4" Radix="0">
|
||||
<Sig Name="DC_Con4:0"/>
|
||||
<Sig Name="DC_Con4:1"/>
|
||||
<Sig Name="DC_Con4:2"/>
|
||||
<Sig Name="DC_Con4:3"/>
|
||||
<Sig Name="DC_Con4:4"/>
|
||||
<Sig Name="DC_Con4:5"/>
|
||||
<Sig Name="DC_Con4:6"/>
|
||||
<Sig Name="DC_Con4:7"/>
|
||||
<Sig Name="DC_Con4:8"/>
|
||||
<Sig Name="DC_Con4:9"/>
|
||||
<Sig Name="DC_Con4:10"/>
|
||||
<Sig Name="DC_Con4:11"/>
|
||||
<Sig Name="DC_Con4:12"/>
|
||||
<Sig Name="DC_Con4:13"/>
|
||||
<Sig Name="DC_Con4:14"/>
|
||||
<Sig Name="DC_Con4:15"/>
|
||||
<Sig Name="DC_Con4:16"/>
|
||||
<Sig Name="DC_Con4:17"/>
|
||||
<Sig Name="DC_Con4:18"/>
|
||||
<Sig Name="DC_Con4:19"/>
|
||||
<Sig Name="DC_Con4:20"/>
|
||||
<Sig Name="DC_Con4:21"/>
|
||||
<Sig Name="DC_Con4:22"/>
|
||||
<Sig Name="DC_Con4:23"/>
|
||||
</Bus>
|
||||
</Trace>
|
||||
<Trigger>
|
||||
<TU Operator="7" Name="TU1" ID="1" Value="0" Radix="0"/>
|
||||
<TU Operator="6" Name="TU2" ID="2" Value="0" Radix="0"/>
|
||||
<TU Operator="7" Name="TU2" ID="2" Value="0" Radix="0"/>
|
||||
<TE Enable="1" Expression="TU1" Name="TE1" ID="1"/>
|
||||
<TE Enable="1" Expression="TU2" Name="TE2" ID="2"/>
|
||||
</Trigger>
|
||||
|
||||
Binary file not shown.
+3552
-3552
File diff suppressed because it is too large
Load Diff
@@ -1,5 +1,5 @@
|
||||
#
|
||||
# Logical Preferences generated for Lattice by Synplify map202309lat, Build 191R.
|
||||
# Logical Preferences generated for Lattice by Synplify map202303lat, Build 132R.
|
||||
#
|
||||
|
||||
# Period Constraints
|
||||
|
||||
+76
-120
File diff suppressed because one or more lines are too long
Reference in New Issue
Block a user