401 lines
23 KiB
Tcl
401 lines
23 KiB
Tcl
set_property MARK_DEBUG true [get_nets EMIO_0_tri_i_0]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_i_1]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_i_2]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_i_3]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_i_4]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_i_5]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_i_6]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_i_7]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_i_8]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_i_9]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_i_10]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_i_11]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_i_12]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_i_13]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_i_14]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_i_15]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_i_16]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_i_17]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_i_18]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_i_19]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_i_20]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_i_21]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_i_22]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_i_23]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_i_24]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_i_25]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_i_28]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_i_29]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_i_30]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_i_26]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_i_27]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_i_31]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_i_32]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_o_0]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_o_1]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_o_2]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_o_4]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_o_5]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_o_7]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_o_8]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_o_9]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_o_3]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_o_6]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_o_11]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_o_14]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_o_15]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_o_17]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_o_18]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_o_10]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_o_12]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_o_13]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_o_16]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_o_19]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_o_20]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_o_21]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_o_22]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_o_23]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_o_24]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_o_25]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_o_26]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_o_27]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_o_28]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_o_29]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_o_30]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_o_31]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_o_32]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_t_0]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_t_1]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_t_2]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_t_3]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_t_4]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_t_5]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_t_6]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_t_7]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_t_8]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_t_9]
|
|
set_property MARK_DEBUG true [get_nets EMIO_0_tri_t_10]
|
|
|
|
create_debug_core u_ila_0 ila
|
|
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
|
|
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0]
|
|
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0]
|
|
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
|
|
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0]
|
|
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
|
|
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
|
|
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/clk]
|
|
connect_debug_port u_ila_0/clk [get_nets [list system_i/processing_system7_0/inst/FCLK_CLK0]]
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
|
|
connect_debug_port u_ila_0/probe0 [get_nets [list EMIO_0_tri_i_0]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
|
|
connect_debug_port u_ila_0/probe1 [get_nets [list EMIO_0_tri_i_1]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
|
|
connect_debug_port u_ila_0/probe2 [get_nets [list EMIO_0_tri_i_2]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
|
|
connect_debug_port u_ila_0/probe3 [get_nets [list EMIO_0_tri_i_3]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
|
|
connect_debug_port u_ila_0/probe4 [get_nets [list EMIO_0_tri_i_4]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
|
|
connect_debug_port u_ila_0/probe5 [get_nets [list EMIO_0_tri_i_5]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
|
|
connect_debug_port u_ila_0/probe6 [get_nets [list EMIO_0_tri_i_6]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
|
|
connect_debug_port u_ila_0/probe7 [get_nets [list EMIO_0_tri_i_7]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
|
|
connect_debug_port u_ila_0/probe8 [get_nets [list EMIO_0_tri_i_8]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
|
|
connect_debug_port u_ila_0/probe9 [get_nets [list EMIO_0_tri_i_9]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
|
|
connect_debug_port u_ila_0/probe10 [get_nets [list EMIO_0_tri_i_10]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
|
|
connect_debug_port u_ila_0/probe11 [get_nets [list EMIO_0_tri_i_11]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
|
|
connect_debug_port u_ila_0/probe12 [get_nets [list EMIO_0_tri_i_12]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
|
|
connect_debug_port u_ila_0/probe13 [get_nets [list EMIO_0_tri_i_13]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
|
|
connect_debug_port u_ila_0/probe14 [get_nets [list EMIO_0_tri_i_14]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
|
|
connect_debug_port u_ila_0/probe15 [get_nets [list EMIO_0_tri_i_15]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
|
|
connect_debug_port u_ila_0/probe16 [get_nets [list EMIO_0_tri_i_16]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
|
|
connect_debug_port u_ila_0/probe17 [get_nets [list EMIO_0_tri_i_17]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
|
|
connect_debug_port u_ila_0/probe18 [get_nets [list EMIO_0_tri_i_18]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
|
|
connect_debug_port u_ila_0/probe19 [get_nets [list EMIO_0_tri_i_19]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
|
|
connect_debug_port u_ila_0/probe20 [get_nets [list EMIO_0_tri_i_20]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
|
|
connect_debug_port u_ila_0/probe21 [get_nets [list EMIO_0_tri_i_21]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
|
|
connect_debug_port u_ila_0/probe22 [get_nets [list EMIO_0_tri_i_22]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
|
|
connect_debug_port u_ila_0/probe23 [get_nets [list EMIO_0_tri_i_23]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
|
|
connect_debug_port u_ila_0/probe24 [get_nets [list EMIO_0_tri_i_24]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
|
|
connect_debug_port u_ila_0/probe25 [get_nets [list EMIO_0_tri_i_25]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe26]
|
|
connect_debug_port u_ila_0/probe26 [get_nets [list EMIO_0_tri_i_26]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe27]
|
|
connect_debug_port u_ila_0/probe27 [get_nets [list EMIO_0_tri_i_27]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
|
|
connect_debug_port u_ila_0/probe28 [get_nets [list EMIO_0_tri_i_28]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
|
|
connect_debug_port u_ila_0/probe29 [get_nets [list EMIO_0_tri_i_29]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
|
|
connect_debug_port u_ila_0/probe30 [get_nets [list EMIO_0_tri_i_30]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe31]
|
|
connect_debug_port u_ila_0/probe31 [get_nets [list EMIO_0_tri_i_31]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
|
|
connect_debug_port u_ila_0/probe32 [get_nets [list EMIO_0_tri_i_32]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe33]
|
|
connect_debug_port u_ila_0/probe33 [get_nets [list EMIO_0_tri_o_0]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
|
|
connect_debug_port u_ila_0/probe34 [get_nets [list EMIO_0_tri_o_1]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
|
|
connect_debug_port u_ila_0/probe35 [get_nets [list EMIO_0_tri_o_2]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe36]
|
|
connect_debug_port u_ila_0/probe36 [get_nets [list EMIO_0_tri_o_3]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe37]
|
|
connect_debug_port u_ila_0/probe37 [get_nets [list EMIO_0_tri_o_4]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe38]
|
|
connect_debug_port u_ila_0/probe38 [get_nets [list EMIO_0_tri_o_5]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe39]
|
|
connect_debug_port u_ila_0/probe39 [get_nets [list EMIO_0_tri_o_6]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe40]
|
|
connect_debug_port u_ila_0/probe40 [get_nets [list EMIO_0_tri_o_7]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe41]
|
|
connect_debug_port u_ila_0/probe41 [get_nets [list EMIO_0_tri_o_8]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe42]
|
|
connect_debug_port u_ila_0/probe42 [get_nets [list EMIO_0_tri_o_9]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe43]
|
|
connect_debug_port u_ila_0/probe43 [get_nets [list EMIO_0_tri_o_10]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe44]
|
|
connect_debug_port u_ila_0/probe44 [get_nets [list EMIO_0_tri_o_11]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe45]
|
|
connect_debug_port u_ila_0/probe45 [get_nets [list EMIO_0_tri_o_12]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe46]
|
|
connect_debug_port u_ila_0/probe46 [get_nets [list EMIO_0_tri_o_13]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe47]
|
|
connect_debug_port u_ila_0/probe47 [get_nets [list EMIO_0_tri_o_14]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe48]
|
|
connect_debug_port u_ila_0/probe48 [get_nets [list EMIO_0_tri_o_15]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe49]
|
|
connect_debug_port u_ila_0/probe49 [get_nets [list EMIO_0_tri_o_16]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe50]
|
|
connect_debug_port u_ila_0/probe50 [get_nets [list EMIO_0_tri_o_17]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe51]
|
|
connect_debug_port u_ila_0/probe51 [get_nets [list EMIO_0_tri_o_18]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe52]
|
|
connect_debug_port u_ila_0/probe52 [get_nets [list EMIO_0_tri_o_19]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe53]
|
|
connect_debug_port u_ila_0/probe53 [get_nets [list EMIO_0_tri_o_20]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe54]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe54]
|
|
connect_debug_port u_ila_0/probe54 [get_nets [list EMIO_0_tri_o_21]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe55]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe55]
|
|
connect_debug_port u_ila_0/probe55 [get_nets [list EMIO_0_tri_o_22]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe56]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe56]
|
|
connect_debug_port u_ila_0/probe56 [get_nets [list EMIO_0_tri_o_23]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe57]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe57]
|
|
connect_debug_port u_ila_0/probe57 [get_nets [list EMIO_0_tri_o_24]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe58]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe58]
|
|
connect_debug_port u_ila_0/probe58 [get_nets [list EMIO_0_tri_o_25]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe59]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe59]
|
|
connect_debug_port u_ila_0/probe59 [get_nets [list EMIO_0_tri_o_26]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe60]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe60]
|
|
connect_debug_port u_ila_0/probe60 [get_nets [list EMIO_0_tri_o_27]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe61]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe61]
|
|
connect_debug_port u_ila_0/probe61 [get_nets [list EMIO_0_tri_o_28]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe62]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe62]
|
|
connect_debug_port u_ila_0/probe62 [get_nets [list EMIO_0_tri_o_29]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe63]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe63]
|
|
connect_debug_port u_ila_0/probe63 [get_nets [list EMIO_0_tri_o_30]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe64]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe64]
|
|
connect_debug_port u_ila_0/probe64 [get_nets [list EMIO_0_tri_o_31]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe65]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe65]
|
|
connect_debug_port u_ila_0/probe65 [get_nets [list EMIO_0_tri_o_32]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe66]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe66]
|
|
connect_debug_port u_ila_0/probe66 [get_nets [list EMIO_0_tri_t_0]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe67]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe67]
|
|
connect_debug_port u_ila_0/probe67 [get_nets [list EMIO_0_tri_t_1]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe68]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe68]
|
|
connect_debug_port u_ila_0/probe68 [get_nets [list EMIO_0_tri_t_2]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe69]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe69]
|
|
connect_debug_port u_ila_0/probe69 [get_nets [list EMIO_0_tri_t_3]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe70]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe70]
|
|
connect_debug_port u_ila_0/probe70 [get_nets [list EMIO_0_tri_t_4]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe71]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe71]
|
|
connect_debug_port u_ila_0/probe71 [get_nets [list EMIO_0_tri_t_5]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe72]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe72]
|
|
connect_debug_port u_ila_0/probe72 [get_nets [list EMIO_0_tri_t_6]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe73]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe73]
|
|
connect_debug_port u_ila_0/probe73 [get_nets [list EMIO_0_tri_t_7]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe74]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe74]
|
|
connect_debug_port u_ila_0/probe74 [get_nets [list EMIO_0_tri_t_8]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe75]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe75]
|
|
connect_debug_port u_ila_0/probe75 [get_nets [list EMIO_0_tri_t_9]]
|
|
create_debug_port u_ila_0 probe
|
|
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe76]
|
|
set_property port_width 1 [get_debug_ports u_ila_0/probe76]
|
|
connect_debug_port u_ila_0/probe76 [get_nets [list EMIO_0_tri_t_10]]
|
|
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
|
|
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
|
|
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
|
|
connect_debug_port dbg_hub/clk [get_nets u_ila_0_FCLK_CLK0]
|