293 lines
13 KiB
Plaintext
293 lines
13 KiB
Plaintext
{
|
|
"version": "1.0",
|
|
"modules": {
|
|
"system": {
|
|
"proto_instances": {
|
|
"/mydna_read_v1_0_0/s00_axi": {
|
|
"interface": "xilinx.com:interface:aximm:1.0",
|
|
"ports": {
|
|
"ACLK": { "actual": "s00_axi_aclk"},
|
|
"ARADDR": { "actual": "s00_axi_araddr[3:0]"},
|
|
"ARESETN": { "actual": "s00_axi_aresetn"},
|
|
"ARPROT": { "actual": "s00_axi_arprot[2:0]"},
|
|
"ARREADY": { "actual": "s00_axi_arready"},
|
|
"ARVALID": { "actual": "s00_axi_arvalid"},
|
|
"AWADDR": { "actual": "s00_axi_awaddr[3:0]"},
|
|
"AWPROT": { "actual": "s00_axi_awprot[2:0]"},
|
|
"AWREADY": { "actual": "s00_axi_awready"},
|
|
"AWVALID": { "actual": "s00_axi_awvalid"},
|
|
"BREADY": { "actual": "s00_axi_bready"},
|
|
"BRESP": { "actual": "s00_axi_bresp[1:0]"},
|
|
"BVALID": { "actual": "s00_axi_bvalid"},
|
|
"RDATA": { "actual": "s00_axi_rdata[31:0]"},
|
|
"RREADY": { "actual": "s00_axi_rready"},
|
|
"RRESP": { "actual": "s00_axi_rresp[1:0]"},
|
|
"RVALID": { "actual": "s00_axi_rvalid"},
|
|
"WDATA": { "actual": "s00_axi_wdata[31:0]"},
|
|
"WREADY": { "actual": "s00_axi_wready"},
|
|
"WSTRB": { "actual": "s00_axi_wstrb[3:0]"},
|
|
"WVALID": { "actual": "s00_axi_wvalid"}
|
|
}
|
|
},
|
|
"/processing_system7_0/M_AXI_GP0": {
|
|
"interface": "xilinx.com:interface:aximm:1.0",
|
|
"ports": {
|
|
"ACLK": { "actual": "M_AXI_GP0_ACLK"},
|
|
"ARADDR": { "actual": "M_AXI_GP0_ARADDR[31:0]"},
|
|
"ARBURST": { "actual": "M_AXI_GP0_ARBURST[1:0]"},
|
|
"ARCACHE": { "actual": "M_AXI_GP0_ARCACHE[3:0]"},
|
|
"ARID": { "actual": "M_AXI_GP0_ARID[11:0]"},
|
|
"ARLEN": { "actual": "M_AXI_GP0_ARLEN[3:0]"},
|
|
"ARLOCK": { "actual": "M_AXI_GP0_ARLOCK[1:0]"},
|
|
"ARPROT": { "actual": "M_AXI_GP0_ARPROT[2:0]"},
|
|
"ARQOS": { "actual": "M_AXI_GP0_ARQOS[3:0]"},
|
|
"ARREADY": { "actual": "M_AXI_GP0_ARREADY"},
|
|
"ARSIZE": { "actual": "M_AXI_GP0_ARSIZE[2:0]"},
|
|
"ARVALID": { "actual": "M_AXI_GP0_ARVALID"},
|
|
"AWADDR": { "actual": "M_AXI_GP0_AWADDR[31:0]"},
|
|
"AWBURST": { "actual": "M_AXI_GP0_AWBURST[1:0]"},
|
|
"AWCACHE": { "actual": "M_AXI_GP0_AWCACHE[3:0]"},
|
|
"AWID": { "actual": "M_AXI_GP0_AWID[11:0]"},
|
|
"AWLEN": { "actual": "M_AXI_GP0_AWLEN[3:0]"},
|
|
"AWLOCK": { "actual": "M_AXI_GP0_AWLOCK[1:0]"},
|
|
"AWPROT": { "actual": "M_AXI_GP0_AWPROT[2:0]"},
|
|
"AWQOS": { "actual": "M_AXI_GP0_AWQOS[3:0]"},
|
|
"AWREADY": { "actual": "M_AXI_GP0_AWREADY"},
|
|
"AWSIZE": { "actual": "M_AXI_GP0_AWSIZE[2:0]"},
|
|
"AWVALID": { "actual": "M_AXI_GP0_AWVALID"},
|
|
"BID": { "actual": "M_AXI_GP0_BID[11:0]"},
|
|
"BREADY": { "actual": "M_AXI_GP0_BREADY"},
|
|
"BRESP": { "actual": "M_AXI_GP0_BRESP[1:0]"},
|
|
"BVALID": { "actual": "M_AXI_GP0_BVALID"},
|
|
"RDATA": { "actual": "M_AXI_GP0_RDATA[31:0]"},
|
|
"RID": { "actual": "M_AXI_GP0_RID[11:0]"},
|
|
"RLAST": { "actual": "M_AXI_GP0_RLAST"},
|
|
"RREADY": { "actual": "M_AXI_GP0_RREADY"},
|
|
"RRESP": { "actual": "M_AXI_GP0_RRESP[1:0]"},
|
|
"RVALID": { "actual": "M_AXI_GP0_RVALID"},
|
|
"WDATA": { "actual": "M_AXI_GP0_WDATA[31:0]"},
|
|
"WID": { "actual": "M_AXI_GP0_WID[11:0]"},
|
|
"WLAST": { "actual": "M_AXI_GP0_WLAST"},
|
|
"WREADY": { "actual": "M_AXI_GP0_WREADY"},
|
|
"WSTRB": { "actual": "M_AXI_GP0_WSTRB[3:0]"},
|
|
"WVALID": { "actual": "M_AXI_GP0_WVALID"}
|
|
}
|
|
},
|
|
"/ps7_0_axi_periph/M00_AXI": {
|
|
"interface": "xilinx.com:interface:aximm:1.0",
|
|
"ports": {
|
|
"ACLK": { "actual": "M00_ACLK"},
|
|
"ARADDR": { "actual": "M00_AXI_araddr[31:0]"},
|
|
"ARESETN": { "actual": "ARESETN"},
|
|
"ARPROT": { "actual": "M00_AXI_arprot[2:0]"},
|
|
"ARREADY": { "actual": "M00_AXI_arready"},
|
|
"ARVALID": { "actual": "M00_AXI_arvalid"},
|
|
"AWADDR": { "actual": "M00_AXI_awaddr[31:0]"},
|
|
"AWPROT": { "actual": "M00_AXI_awprot[2:0]"},
|
|
"AWREADY": { "actual": "M00_AXI_awready"},
|
|
"AWVALID": { "actual": "M00_AXI_awvalid"},
|
|
"BREADY": { "actual": "M00_AXI_bready"},
|
|
"BRESP": { "actual": "M00_AXI_bresp[1:0]"},
|
|
"BVALID": { "actual": "M00_AXI_bvalid"},
|
|
"RDATA": { "actual": "M00_AXI_rdata[31:0]"},
|
|
"RREADY": { "actual": "M00_AXI_rready"},
|
|
"RRESP": { "actual": "M00_AXI_rresp[1:0]"},
|
|
"RVALID": { "actual": "M00_AXI_rvalid"},
|
|
"WDATA": { "actual": "M00_AXI_wdata[31:0]"},
|
|
"WREADY": { "actual": "M00_AXI_wready"},
|
|
"WSTRB": { "actual": "M00_AXI_wstrb[3:0]"},
|
|
"WVALID": { "actual": "M00_AXI_wvalid"}
|
|
}
|
|
},
|
|
"/ps7_0_axi_periph/S00_AXI": {
|
|
"interface": "xilinx.com:interface:aximm:1.0",
|
|
"ports": {
|
|
"ACLK": { "actual": "S00_ACLK"},
|
|
"ARADDR": { "actual": "S00_AXI_araddr[31:0]"},
|
|
"ARBURST": { "actual": "S00_AXI_arburst[1:0]"},
|
|
"ARCACHE": { "actual": "S00_AXI_arcache[3:0]"},
|
|
"ARESETN": { "actual": "ARESETN"},
|
|
"ARID": { "actual": "S00_AXI_arid[11:0]"},
|
|
"ARLEN": { "actual": "S00_AXI_arlen[3:0]"},
|
|
"ARLOCK": { "actual": "S00_AXI_arlock[1:0]"},
|
|
"ARPROT": { "actual": "S00_AXI_arprot[2:0]"},
|
|
"ARQOS": { "actual": "S00_AXI_arqos[3:0]"},
|
|
"ARREADY": { "actual": "S00_AXI_arready"},
|
|
"ARSIZE": { "actual": "S00_AXI_arsize[2:0]"},
|
|
"ARVALID": { "actual": "S00_AXI_arvalid"},
|
|
"AWADDR": { "actual": "S00_AXI_awaddr[31:0]"},
|
|
"AWBURST": { "actual": "S00_AXI_awburst[1:0]"},
|
|
"AWCACHE": { "actual": "S00_AXI_awcache[3:0]"},
|
|
"AWID": { "actual": "S00_AXI_awid[11:0]"},
|
|
"AWLEN": { "actual": "S00_AXI_awlen[3:0]"},
|
|
"AWLOCK": { "actual": "S00_AXI_awlock[1:0]"},
|
|
"AWPROT": { "actual": "S00_AXI_awprot[2:0]"},
|
|
"AWQOS": { "actual": "S00_AXI_awqos[3:0]"},
|
|
"AWREADY": { "actual": "S00_AXI_awready"},
|
|
"AWSIZE": { "actual": "S00_AXI_awsize[2:0]"},
|
|
"AWVALID": { "actual": "S00_AXI_awvalid"},
|
|
"BID": { "actual": "S00_AXI_bid[11:0]"},
|
|
"BREADY": { "actual": "S00_AXI_bready"},
|
|
"BRESP": { "actual": "S00_AXI_bresp[1:0]"},
|
|
"BVALID": { "actual": "S00_AXI_bvalid"},
|
|
"RDATA": { "actual": "S00_AXI_rdata[31:0]"},
|
|
"RID": { "actual": "S00_AXI_rid[11:0]"},
|
|
"RLAST": { "actual": "S00_AXI_rlast"},
|
|
"RREADY": { "actual": "S00_AXI_rready"},
|
|
"RRESP": { "actual": "S00_AXI_rresp[1:0]"},
|
|
"RVALID": { "actual": "S00_AXI_rvalid"},
|
|
"WDATA": { "actual": "S00_AXI_wdata[31:0]"},
|
|
"WID": { "actual": "S00_AXI_wid[11:0]"},
|
|
"WLAST": { "actual": "S00_AXI_wlast"},
|
|
"WREADY": { "actual": "S00_AXI_wready"},
|
|
"WSTRB": { "actual": "S00_AXI_wstrb[3:0]"},
|
|
"WVALID": { "actual": "S00_AXI_wvalid"}
|
|
}
|
|
},
|
|
"/ps7_0_axi_periph/s00_couplers/M_AXI": {
|
|
"interface": "xilinx.com:interface:aximm:1.0",
|
|
"ports": {
|
|
"ACLK": { "actual": "M_ACLK"},
|
|
"ARADDR": { "actual": "M_AXI_araddr[31:0]"},
|
|
"ARESETN": { "actual": "M_ARESETN"},
|
|
"ARPROT": { "actual": "M_AXI_arprot[2:0]"},
|
|
"ARREADY": { "actual": "M_AXI_arready"},
|
|
"ARVALID": { "actual": "M_AXI_arvalid"},
|
|
"AWADDR": { "actual": "M_AXI_awaddr[31:0]"},
|
|
"AWPROT": { "actual": "M_AXI_awprot[2:0]"},
|
|
"AWREADY": { "actual": "M_AXI_awready"},
|
|
"AWVALID": { "actual": "M_AXI_awvalid"},
|
|
"BREADY": { "actual": "M_AXI_bready"},
|
|
"BRESP": { "actual": "M_AXI_bresp[1:0]"},
|
|
"BVALID": { "actual": "M_AXI_bvalid"},
|
|
"RDATA": { "actual": "M_AXI_rdata[31:0]"},
|
|
"RREADY": { "actual": "M_AXI_rready"},
|
|
"RRESP": { "actual": "M_AXI_rresp[1:0]"},
|
|
"RVALID": { "actual": "M_AXI_rvalid"},
|
|
"WDATA": { "actual": "M_AXI_wdata[31:0]"},
|
|
"WREADY": { "actual": "M_AXI_wready"},
|
|
"WSTRB": { "actual": "M_AXI_wstrb[3:0]"},
|
|
"WVALID": { "actual": "M_AXI_wvalid"}
|
|
}
|
|
},
|
|
"/ps7_0_axi_periph/s00_couplers/S_AXI": {
|
|
"interface": "xilinx.com:interface:aximm:1.0",
|
|
"ports": {
|
|
"ACLK": { "actual": "S_ACLK"},
|
|
"ARADDR": { "actual": "S_AXI_araddr[31:0]"},
|
|
"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
|
|
"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
|
|
"ARESETN": { "actual": "S_ARESETN"},
|
|
"ARID": { "actual": "S_AXI_arid[11:0]"},
|
|
"ARLEN": { "actual": "S_AXI_arlen[3:0]"},
|
|
"ARLOCK": { "actual": "S_AXI_arlock[1:0]"},
|
|
"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
|
|
"ARQOS": { "actual": "S_AXI_arqos[3:0]"},
|
|
"ARREADY": { "actual": "S_AXI_arready"},
|
|
"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
|
|
"ARVALID": { "actual": "S_AXI_arvalid"},
|
|
"AWADDR": { "actual": "S_AXI_awaddr[31:0]"},
|
|
"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
|
|
"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
|
|
"AWID": { "actual": "S_AXI_awid[11:0]"},
|
|
"AWLEN": { "actual": "S_AXI_awlen[3:0]"},
|
|
"AWLOCK": { "actual": "S_AXI_awlock[1:0]"},
|
|
"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
|
|
"AWQOS": { "actual": "S_AXI_awqos[3:0]"},
|
|
"AWREADY": { "actual": "S_AXI_awready"},
|
|
"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
|
|
"AWVALID": { "actual": "S_AXI_awvalid"},
|
|
"BID": { "actual": "S_AXI_bid[11:0]"},
|
|
"BREADY": { "actual": "S_AXI_bready"},
|
|
"BRESP": { "actual": "S_AXI_bresp[1:0]"},
|
|
"BVALID": { "actual": "S_AXI_bvalid"},
|
|
"RDATA": { "actual": "S_AXI_rdata[31:0]"},
|
|
"RID": { "actual": "S_AXI_rid[11:0]"},
|
|
"RLAST": { "actual": "S_AXI_rlast"},
|
|
"RREADY": { "actual": "S_AXI_rready"},
|
|
"RRESP": { "actual": "S_AXI_rresp[1:0]"},
|
|
"RVALID": { "actual": "S_AXI_rvalid"},
|
|
"WDATA": { "actual": "S_AXI_wdata[31:0]"},
|
|
"WID": { "actual": "S_AXI_wid[11:0]"},
|
|
"WLAST": { "actual": "S_AXI_wlast"},
|
|
"WREADY": { "actual": "S_AXI_wready"},
|
|
"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
|
|
"WVALID": { "actual": "S_AXI_wvalid"}
|
|
}
|
|
},
|
|
"/ps7_0_axi_periph/s00_couplers/auto_pc/M_AXI": {
|
|
"interface": "xilinx.com:interface:aximm:1.0",
|
|
"ports": {
|
|
"ACLK": { "actual": "aclk"},
|
|
"ARADDR": { "actual": "m_axi_araddr[31:0]"},
|
|
"ARESETN": { "actual": "aresetn"},
|
|
"ARPROT": { "actual": "m_axi_arprot[2:0]"},
|
|
"ARREADY": { "actual": "m_axi_arready"},
|
|
"ARVALID": { "actual": "m_axi_arvalid"},
|
|
"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
|
|
"AWPROT": { "actual": "m_axi_awprot[2:0]"},
|
|
"AWREADY": { "actual": "m_axi_awready"},
|
|
"AWVALID": { "actual": "m_axi_awvalid"},
|
|
"BREADY": { "actual": "m_axi_bready"},
|
|
"BRESP": { "actual": "m_axi_bresp[1:0]"},
|
|
"BVALID": { "actual": "m_axi_bvalid"},
|
|
"RDATA": { "actual": "m_axi_rdata[31:0]"},
|
|
"RREADY": { "actual": "m_axi_rready"},
|
|
"RRESP": { "actual": "m_axi_rresp[1:0]"},
|
|
"RVALID": { "actual": "m_axi_rvalid"},
|
|
"WDATA": { "actual": "m_axi_wdata[31:0]"},
|
|
"WREADY": { "actual": "m_axi_wready"},
|
|
"WSTRB": { "actual": "m_axi_wstrb[3:0]"},
|
|
"WVALID": { "actual": "m_axi_wvalid"}
|
|
}
|
|
},
|
|
"/ps7_0_axi_periph/s00_couplers/auto_pc/S_AXI": {
|
|
"interface": "xilinx.com:interface:aximm:1.0",
|
|
"ports": {
|
|
"ACLK": { "actual": "aclk"},
|
|
"ARADDR": { "actual": "s_axi_araddr[31:0]"},
|
|
"ARBURST": { "actual": "s_axi_arburst[1:0]"},
|
|
"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
|
|
"ARESETN": { "actual": "aresetn"},
|
|
"ARID": { "actual": "s_axi_arid[11:0]"},
|
|
"ARLEN": { "actual": "s_axi_arlen[3:0]"},
|
|
"ARLOCK": { "actual": "s_axi_arlock[1:0]"},
|
|
"ARPROT": { "actual": "s_axi_arprot[2:0]"},
|
|
"ARQOS": { "actual": "s_axi_arqos[3:0]"},
|
|
"ARREADY": { "actual": "s_axi_arready"},
|
|
"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
|
|
"ARVALID": { "actual": "s_axi_arvalid"},
|
|
"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
|
|
"AWBURST": { "actual": "s_axi_awburst[1:0]"},
|
|
"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
|
|
"AWID": { "actual": "s_axi_awid[11:0]"},
|
|
"AWLEN": { "actual": "s_axi_awlen[3:0]"},
|
|
"AWLOCK": { "actual": "s_axi_awlock[1:0]"},
|
|
"AWPROT": { "actual": "s_axi_awprot[2:0]"},
|
|
"AWQOS": { "actual": "s_axi_awqos[3:0]"},
|
|
"AWREADY": { "actual": "s_axi_awready"},
|
|
"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
|
|
"AWVALID": { "actual": "s_axi_awvalid"},
|
|
"BID": { "actual": "s_axi_bid[11:0]"},
|
|
"BREADY": { "actual": "s_axi_bready"},
|
|
"BRESP": { "actual": "s_axi_bresp[1:0]"},
|
|
"BVALID": { "actual": "s_axi_bvalid"},
|
|
"RDATA": { "actual": "s_axi_rdata[31:0]"},
|
|
"RID": { "actual": "s_axi_rid[11:0]"},
|
|
"RLAST": { "actual": "s_axi_rlast"},
|
|
"RREADY": { "actual": "s_axi_rready"},
|
|
"RRESP": { "actual": "s_axi_rresp[1:0]"},
|
|
"RVALID": { "actual": "s_axi_rvalid"},
|
|
"WDATA": { "actual": "s_axi_wdata[31:0]"},
|
|
"WID": { "actual": "s_axi_wid[11:0]"},
|
|
"WLAST": { "actual": "s_axi_wlast"},
|
|
"WREADY": { "actual": "s_axi_wready"},
|
|
"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
|
|
"WVALID": { "actual": "s_axi_wvalid"}
|
|
}
|
|
}
|
|
}
|
|
}
|
|
}
|
|
}
|