yuysh/NewInstrCalBoard_CPLD
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases 2 Wiki Activity

Bug fixes for all CPLDs

Browse Source
This commit is contained in:
yuysh
2026-05-29 18:31:27 +08:00
parent b3eef70c28
commit 54a64ec222
23 changed files with 16564 additions and 15078 deletions
Download Patch File Download Diff File Expand all files Collapse all files
CPLD1/debug.rvl
+75 -34
View File
@@ -1,7 +1,7 @@
<Project ModBy="Inserter" SigType="0" Name="C:/Users/testrong/Documents/Work/NewInstrCalBoard/2.FW/CPLD/CPLD1/debug.rvl" Date="2026-05-29">
<IP Version="1_6_042617"/>
<Design DesignEntry="Schematic/Verilog HDL" Synthesis="synplify" DeviceFamily="MachXO2" DesignName="NewExtIns_CPLD1"/>
<Core InsertDataset="0" Insert="1" Reveal_sig="695925353" Name="RelayConTop_LA0" ID="0">
<Core InsertDataset="0" Insert="1" Reveal_sig="695935105" Name="RelayConTop_LA0" ID="0">
<Setting>
<Clock SampleClk="i_sys_clk" SampleEnable="0" EnableClk="" EnableClk_Pri="0"/>
<TraceBuffer Implementation="0" BitTimeStamp="0" hasTimeStamp="0" IncTrigSig="0" BufferDepth="2048"/>
@@ -43,39 +43,80 @@
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con1:22"/>
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con1:23"/>
</Bus>
<Bus Name="PMU_OC_1">
<Sig Type="SIG" Name="PMU_OC_1:0"/>
<Sig Type="SIG" Name="PMU_OC_1:1"/>
<Sig Type="SIG" Name="PMU_OC_1:2"/>
<Sig Type="SIG" Name="PMU_OC_1:3"/>
<Sig Type="SIG" Name="PMU_OC_1:4"/>
<Sig Type="SIG" Name="PMU_OC_1:5"/>
<Sig Type="SIG" Name="PMU_OC_1:6"/>
<Sig Type="SIG" Name="PMU_OC_1:7"/>
<Sig Type="SIG" Name="PMU_OC_1:8"/>
<Sig Type="SIG" Name="PMU_OC_1:9"/>
<Sig Type="SIG" Name="PMU_OC_1:10"/>
<Sig Type="SIG" Name="PMU_OC_1:11"/>
<Sig Type="SIG" Name="PMU_OC_1:12"/>
<Sig Type="SIG" Name="PMU_OC_1:13"/>
<Sig Type="SIG" Name="PMU_OC_1:14"/>
<Sig Type="SIG" Name="PMU_OC_1:15"/>
<Sig Type="SIG" Name="PMU_OC_1:16"/>
<Sig Type="SIG" Name="PMU_OC_1:17"/>
<Sig Type="SIG" Name="PMU_OC_1:18"/>
<Sig Type="SIG" Name="PMU_OC_1:19"/>
<Sig Type="SIG" Name="PMU_OC_1:20"/>
<Sig Type="SIG" Name="PMU_OC_1:21"/>
<Sig Type="SIG" Name="PMU_OC_1:22"/>
<Sig Type="SIG" Name="PMU_OC_1:23"/>
<Sig Type="SIG" Name="PMU_OC_1:24"/>
<Sig Type="SIG" Name="PMU_OC_1:25"/>
<Sig Type="SIG" Name="PMU_OC_1:26"/>
<Sig Type="SIG" Name="PMU_OC_1:27"/>
<Sig Type="SIG" Name="PMU_OC_1:28"/>
<Sig Type="SIG" Name="PMU_OC_1:29"/>
<Sig Type="SIG" Name="PMU_OC_1:30"/>
<Sig Type="SIG" Name="PMU_OC_1:31"/>
<Bus Name="o_RC_RLSel">
<Sig Type="SIG" Name="o_RC_RLSel:0"/>
<Sig Type="SIG" Name="o_RC_RLSel:1"/>
<Sig Type="SIG" Name="o_RC_RLSel:2"/>
<Sig Type="SIG" Name="o_RC_RLSel:3"/>
<Sig Type="SIG" Name="o_RC_RLSel:4"/>
<Sig Type="SIG" Name="o_RC_RLSel:5"/>
<Sig Type="SIG" Name="o_RC_RLSel:6"/>
<Sig Type="SIG" Name="o_RC_RLSel:7"/>
<Sig Type="SIG" Name="o_RC_RLSel:8"/>
<Sig Type="SIG" Name="o_RC_RLSel:9"/>
<Sig Type="SIG" Name="o_RC_RLSel:10"/>
<Sig Type="SIG" Name="o_RC_RLSel:11"/>
<Sig Type="SIG" Name="o_RC_RLSel:12"/>
<Sig Type="SIG" Name="o_RC_RLSel:13"/>
<Sig Type="SIG" Name="o_RC_RLSel:14"/>
<Sig Type="SIG" Name="o_RC_RLSel:15"/>
<Sig Type="SIG" Name="o_RC_RLSel:16"/>
<Sig Type="SIG" Name="o_RC_RLSel:17"/>
</Bus>
<Bus Name="o_PMU_OC_1">
<Sig Type="SIG" Name="o_PMU_OC_1:0"/>
<Sig Type="SIG" Name="o_PMU_OC_1:1"/>
<Sig Type="SIG" Name="o_PMU_OC_1:2"/>
<Sig Type="SIG" Name="o_PMU_OC_1:3"/>
<Sig Type="SIG" Name="o_PMU_OC_1:4"/>
<Sig Type="SIG" Name="o_PMU_OC_1:5"/>
<Sig Type="SIG" Name="o_PMU_OC_1:6"/>
<Sig Type="SIG" Name="o_PMU_OC_1:7"/>
<Sig Type="SIG" Name="o_PMU_OC_1:8"/>
<Sig Type="SIG" Name="o_PMU_OC_1:9"/>
<Sig Type="SIG" Name="o_PMU_OC_1:10"/>
<Sig Type="SIG" Name="o_PMU_OC_1:11"/>
<Sig Type="SIG" Name="o_PMU_OC_1:12"/>
<Sig Type="SIG" Name="o_PMU_OC_1:13"/>
<Sig Type="SIG" Name="o_PMU_OC_1:14"/>
<Sig Type="SIG" Name="o_PMU_OC_1:15"/>
<Sig Type="SIG" Name="o_PMU_OC_1:16"/>
<Sig Type="SIG" Name="o_PMU_OC_1:17"/>
<Sig Type="SIG" Name="o_PMU_OC_1:18"/>
<Sig Type="SIG" Name="o_PMU_OC_1:19"/>
<Sig Type="SIG" Name="o_PMU_OC_1:20"/>
<Sig Type="SIG" Name="o_PMU_OC_1:21"/>
<Sig Type="SIG" Name="o_PMU_OC_1:22"/>
<Sig Type="SIG" Name="o_PMU_OC_1:23"/>
<Sig Type="SIG" Name="o_PMU_OC_1:24"/>
<Sig Type="SIG" Name="o_PMU_OC_1:25"/>
<Sig Type="SIG" Name="o_PMU_OC_1:26"/>
<Sig Type="SIG" Name="o_PMU_OC_1:27"/>
<Sig Type="SIG" Name="o_PMU_OC_1:28"/>
<Sig Type="SIG" Name="o_PMU_OC_1:29"/>
<Sig Type="SIG" Name="o_PMU_OC_1:30"/>
<Sig Type="SIG" Name="o_PMU_OC_1:31"/>
</Bus>
<Bus Name="o_DMM_EN">
<Sig Type="SIG" Name="o_DMM_EN:0"/>
<Sig Type="SIG" Name="o_DMM_EN:1"/>
<Sig Type="SIG" Name="o_DMM_EN:2"/>
<Sig Type="SIG" Name="o_DMM_EN:3"/>
<Sig Type="SIG" Name="o_DMM_EN:4"/>
<Sig Type="SIG" Name="o_DMM_EN:5"/>
<Sig Type="SIG" Name="o_DMM_EN:6"/>
<Sig Type="SIG" Name="o_DMM_EN:7"/>
<Sig Type="SIG" Name="o_DMM_EN:8"/>
<Sig Type="SIG" Name="o_DMM_EN:9"/>
<Sig Type="SIG" Name="o_DMM_EN:10"/>
<Sig Type="SIG" Name="o_DMM_EN:11"/>
<Sig Type="SIG" Name="o_DMM_EN:12"/>
<Sig Type="SIG" Name="o_DMM_EN:13"/>
<Sig Type="SIG" Name="o_DMM_EN:14"/>
<Sig Type="SIG" Name="o_DMM_EN:15"/>
<Sig Type="SIG" Name="o_DMM_EN:16"/>
<Sig Type="SIG" Name="o_DMM_EN:17"/>
<Sig Type="SIG" Name="o_DMM_EN:18"/>
</Bus>
</Trace>
<Trigger>