yuysh/NewInstrCalBoard_CPLD
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases 2 Wiki Activity

Bug fixes for all CPLDs

Browse Source
This commit is contained in:
yuysh
2026-05-29 18:31:27 +08:00
parent b3eef70c28
commit 54a64ec222
23 changed files with 16564 additions and 15078 deletions
Download Patch File Download Diff File Expand all files Collapse all files
CPLD1/CPLD1_Debug.svf
+1963 -359
View File
File diff suppressed because one or more lines are too long
CPLD1/CPLD_Con.v
+1 -1
View File
@@ -337,7 +337,7 @@ module CPLD_Con (
RC_RLSel <= (18'b00_0000_0000_0000_0001)<<(i_DC_Con4[21:17] - 1);
if (i_DC_Con4[23] == 1'b0) begin //Select PMU
PMU_OC_4 <= (32'b0000_0000_0000_0000_0000_0000_0000_0001)<<(OC_Shifter4);
DMM_en <= (19'b000_0000_0000_0000_0001)<<(DMM_Shifter4);
DMM_en <= (19'b000_0001_0000_0000_0000)<<(DMM_Shifter4);
end
else if (i_DC_Con4[23] == 1'b1) begin //Select DPS
CPLD1/debug.rvl
+75 -34
View File
@@ -1,7 +1,7 @@
<Project ModBy="Inserter" SigType="0" Name="C:/Users/testrong/Documents/Work/NewInstrCalBoard/2.FW/CPLD/CPLD1/debug.rvl" Date="2026-05-29">
<IP Version="1_6_042617"/>
<Design DesignEntry="Schematic/Verilog HDL" Synthesis="synplify" DeviceFamily="MachXO2" DesignName="NewExtIns_CPLD1"/>
<Core InsertDataset="0" Insert="1" Reveal_sig="695925353" Name="RelayConTop_LA0" ID="0">
<Core InsertDataset="0" Insert="1" Reveal_sig="695935105" Name="RelayConTop_LA0" ID="0">
<Setting>
<Clock SampleClk="i_sys_clk" SampleEnable="0" EnableClk="" EnableClk_Pri="0"/>
<TraceBuffer Implementation="0" BitTimeStamp="0" hasTimeStamp="0" IncTrigSig="0" BufferDepth="2048"/>
@@ -43,39 +43,80 @@
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con1:22"/>
<Sig Type="SIG" Name="CPLD_Con_1/i_DC_Con1:23"/>
</Bus>
<Bus Name="PMU_OC_1">
<Sig Type="SIG" Name="PMU_OC_1:0"/>
<Sig Type="SIG" Name="PMU_OC_1:1"/>
<Sig Type="SIG" Name="PMU_OC_1:2"/>
<Sig Type="SIG" Name="PMU_OC_1:3"/>
<Sig Type="SIG" Name="PMU_OC_1:4"/>
<Sig Type="SIG" Name="PMU_OC_1:5"/>
<Sig Type="SIG" Name="PMU_OC_1:6"/>
<Sig Type="SIG" Name="PMU_OC_1:7"/>
<Sig Type="SIG" Name="PMU_OC_1:8"/>
<Sig Type="SIG" Name="PMU_OC_1:9"/>
<Sig Type="SIG" Name="PMU_OC_1:10"/>
<Sig Type="SIG" Name="PMU_OC_1:11"/>
<Sig Type="SIG" Name="PMU_OC_1:12"/>
<Sig Type="SIG" Name="PMU_OC_1:13"/>
<Sig Type="SIG" Name="PMU_OC_1:14"/>
<Sig Type="SIG" Name="PMU_OC_1:15"/>
<Sig Type="SIG" Name="PMU_OC_1:16"/>
<Sig Type="SIG" Name="PMU_OC_1:17"/>
<Sig Type="SIG" Name="PMU_OC_1:18"/>
<Sig Type="SIG" Name="PMU_OC_1:19"/>
<Sig Type="SIG" Name="PMU_OC_1:20"/>
<Sig Type="SIG" Name="PMU_OC_1:21"/>
<Sig Type="SIG" Name="PMU_OC_1:22"/>
<Sig Type="SIG" Name="PMU_OC_1:23"/>
<Sig Type="SIG" Name="PMU_OC_1:24"/>
<Sig Type="SIG" Name="PMU_OC_1:25"/>
<Sig Type="SIG" Name="PMU_OC_1:26"/>
<Sig Type="SIG" Name="PMU_OC_1:27"/>
<Sig Type="SIG" Name="PMU_OC_1:28"/>
<Sig Type="SIG" Name="PMU_OC_1:29"/>
<Sig Type="SIG" Name="PMU_OC_1:30"/>
<Sig Type="SIG" Name="PMU_OC_1:31"/>
<Bus Name="o_RC_RLSel">
<Sig Type="SIG" Name="o_RC_RLSel:0"/>
<Sig Type="SIG" Name="o_RC_RLSel:1"/>
<Sig Type="SIG" Name="o_RC_RLSel:2"/>
<Sig Type="SIG" Name="o_RC_RLSel:3"/>
<Sig Type="SIG" Name="o_RC_RLSel:4"/>
<Sig Type="SIG" Name="o_RC_RLSel:5"/>
<Sig Type="SIG" Name="o_RC_RLSel:6"/>
<Sig Type="SIG" Name="o_RC_RLSel:7"/>
<Sig Type="SIG" Name="o_RC_RLSel:8"/>
<Sig Type="SIG" Name="o_RC_RLSel:9"/>
<Sig Type="SIG" Name="o_RC_RLSel:10"/>
<Sig Type="SIG" Name="o_RC_RLSel:11"/>
<Sig Type="SIG" Name="o_RC_RLSel:12"/>
<Sig Type="SIG" Name="o_RC_RLSel:13"/>
<Sig Type="SIG" Name="o_RC_RLSel:14"/>
<Sig Type="SIG" Name="o_RC_RLSel:15"/>
<Sig Type="SIG" Name="o_RC_RLSel:16"/>
<Sig Type="SIG" Name="o_RC_RLSel:17"/>
</Bus>
<Bus Name="o_PMU_OC_1">
<Sig Type="SIG" Name="o_PMU_OC_1:0"/>
<Sig Type="SIG" Name="o_PMU_OC_1:1"/>
<Sig Type="SIG" Name="o_PMU_OC_1:2"/>
<Sig Type="SIG" Name="o_PMU_OC_1:3"/>
<Sig Type="SIG" Name="o_PMU_OC_1:4"/>
<Sig Type="SIG" Name="o_PMU_OC_1:5"/>
<Sig Type="SIG" Name="o_PMU_OC_1:6"/>
<Sig Type="SIG" Name="o_PMU_OC_1:7"/>
<Sig Type="SIG" Name="o_PMU_OC_1:8"/>
<Sig Type="SIG" Name="o_PMU_OC_1:9"/>
<Sig Type="SIG" Name="o_PMU_OC_1:10"/>
<Sig Type="SIG" Name="o_PMU_OC_1:11"/>
<Sig Type="SIG" Name="o_PMU_OC_1:12"/>
<Sig Type="SIG" Name="o_PMU_OC_1:13"/>
<Sig Type="SIG" Name="o_PMU_OC_1:14"/>
<Sig Type="SIG" Name="o_PMU_OC_1:15"/>
<Sig Type="SIG" Name="o_PMU_OC_1:16"/>
<Sig Type="SIG" Name="o_PMU_OC_1:17"/>
<Sig Type="SIG" Name="o_PMU_OC_1:18"/>
<Sig Type="SIG" Name="o_PMU_OC_1:19"/>
<Sig Type="SIG" Name="o_PMU_OC_1:20"/>
<Sig Type="SIG" Name="o_PMU_OC_1:21"/>
<Sig Type="SIG" Name="o_PMU_OC_1:22"/>
<Sig Type="SIG" Name="o_PMU_OC_1:23"/>
<Sig Type="SIG" Name="o_PMU_OC_1:24"/>
<Sig Type="SIG" Name="o_PMU_OC_1:25"/>
<Sig Type="SIG" Name="o_PMU_OC_1:26"/>
<Sig Type="SIG" Name="o_PMU_OC_1:27"/>
<Sig Type="SIG" Name="o_PMU_OC_1:28"/>
<Sig Type="SIG" Name="o_PMU_OC_1:29"/>
<Sig Type="SIG" Name="o_PMU_OC_1:30"/>
<Sig Type="SIG" Name="o_PMU_OC_1:31"/>
</Bus>
<Bus Name="o_DMM_EN">
<Sig Type="SIG" Name="o_DMM_EN:0"/>
<Sig Type="SIG" Name="o_DMM_EN:1"/>
<Sig Type="SIG" Name="o_DMM_EN:2"/>
<Sig Type="SIG" Name="o_DMM_EN:3"/>
<Sig Type="SIG" Name="o_DMM_EN:4"/>
<Sig Type="SIG" Name="o_DMM_EN:5"/>
<Sig Type="SIG" Name="o_DMM_EN:6"/>
<Sig Type="SIG" Name="o_DMM_EN:7"/>
<Sig Type="SIG" Name="o_DMM_EN:8"/>
<Sig Type="SIG" Name="o_DMM_EN:9"/>
<Sig Type="SIG" Name="o_DMM_EN:10"/>
<Sig Type="SIG" Name="o_DMM_EN:11"/>
<Sig Type="SIG" Name="o_DMM_EN:12"/>
<Sig Type="SIG" Name="o_DMM_EN:13"/>
<Sig Type="SIG" Name="o_DMM_EN:14"/>
<Sig Type="SIG" Name="o_DMM_EN:15"/>
<Sig Type="SIG" Name="o_DMM_EN:16"/>
<Sig Type="SIG" Name="o_DMM_EN:17"/>
<Sig Type="SIG" Name="o_DMM_EN:18"/>
</Bus>
</Trace>
<Trigger>
CPLD1/debug.rvs
+124 -83
View File
@@ -1,84 +1,125 @@
<Project ModBy="Analyzer" Name="C:/Users/testrong/Documents/Work/NewInstrCalBoard/2.FW/CPLD/CPLD1/debug.rvs" Date="2026-05-29">
<Core Name="RelayConTop_LA0">
<Setting>
<Capture SamplesPerTrig="2048" NumTrigsCap="1"/>
<Event EventCnt="0" CntEnableRun="0"/>
<TrigSetting PreTrgSamples="" AND_ALL="0" PostTrgSamples="" TURadix="0"/>
</Setting>
<Dataset Name="Base">
<Trace>
<Sig Name="i_rst_n"/>
<Sig Name="BUS_Con_1/err_flag"/>
<Sig Name="CPLD_Con_1/err_flag"/>
<Sig Name="CPLD_Reg_1/err_flag"/>
<Sig Name="CPLD_Con_1/i_con_exec"/>
<Bus Name="CPLD_Con_1/i_DC_Con1" Radix="0">
<Sig Name="CPLD_Con_1/i_DC_Con1:0"/>
<Sig Name="CPLD_Con_1/i_DC_Con1:1"/>
<Sig Name="CPLD_Con_1/i_DC_Con1:2"/>
<Sig Name="CPLD_Con_1/i_DC_Con1:3"/>
<Sig Name="CPLD_Con_1/i_DC_Con1:4"/>
<Sig Name="CPLD_Con_1/i_DC_Con1:5"/>
<Sig Name="CPLD_Con_1/i_DC_Con1:6"/>
<Sig Name="CPLD_Con_1/i_DC_Con1:7"/>
<Sig Name="CPLD_Con_1/i_DC_Con1:8"/>
<Sig Name="CPLD_Con_1/i_DC_Con1:9"/>
<Sig Name="CPLD_Con_1/i_DC_Con1:10"/>
<Sig Name="CPLD_Con_1/i_DC_Con1:11"/>
<Sig Name="CPLD_Con_1/i_DC_Con1:12"/>
<Sig Name="CPLD_Con_1/i_DC_Con1:13"/>
<Sig Name="CPLD_Con_1/i_DC_Con1:14"/>
<Sig Name="CPLD_Con_1/i_DC_Con1:15"/>
<Sig Name="CPLD_Con_1/i_DC_Con1:16"/>
<Sig Name="CPLD_Con_1/i_DC_Con1:17"/>
<Sig Name="CPLD_Con_1/i_DC_Con1:18"/>
<Sig Name="CPLD_Con_1/i_DC_Con1:19"/>
<Sig Name="CPLD_Con_1/i_DC_Con1:20"/>
<Sig Name="CPLD_Con_1/i_DC_Con1:21"/>
<Sig Name="CPLD_Con_1/i_DC_Con1:22"/>
<Sig Name="CPLD_Con_1/i_DC_Con1:23"/>
</Bus>
<Bus Name="PMU_OC_1" Radix="0">
<Sig Name="PMU_OC_1:0"/>
<Sig Name="PMU_OC_1:1"/>
<Sig Name="PMU_OC_1:2"/>
<Sig Name="PMU_OC_1:3"/>
<Sig Name="PMU_OC_1:4"/>
<Sig Name="PMU_OC_1:5"/>
<Sig Name="PMU_OC_1:6"/>
<Sig Name="PMU_OC_1:7"/>
<Sig Name="PMU_OC_1:8"/>
<Sig Name="PMU_OC_1:9"/>
<Sig Name="PMU_OC_1:10"/>
<Sig Name="PMU_OC_1:11"/>
<Sig Name="PMU_OC_1:12"/>
<Sig Name="PMU_OC_1:13"/>
<Sig Name="PMU_OC_1:14"/>
<Sig Name="PMU_OC_1:15"/>
<Sig Name="PMU_OC_1:16"/>
<Sig Name="PMU_OC_1:17"/>
<Sig Name="PMU_OC_1:18"/>
<Sig Name="PMU_OC_1:19"/>
<Sig Name="PMU_OC_1:20"/>
<Sig Name="PMU_OC_1:21"/>
<Sig Name="PMU_OC_1:22"/>
<Sig Name="PMU_OC_1:23"/>
<Sig Name="PMU_OC_1:24"/>
<Sig Name="PMU_OC_1:25"/>
<Sig Name="PMU_OC_1:26"/>
<Sig Name="PMU_OC_1:27"/>
<Sig Name="PMU_OC_1:28"/>
<Sig Name="PMU_OC_1:29"/>
<Sig Name="PMU_OC_1:30"/>
<Sig Name="PMU_OC_1:31"/>
</Bus>
</Trace>
<Trigger>
<TU Operator="7" Name="TU2" ID="1" Value="0" Radix="0"/>
<TU Operator="6" Name="TU3" ID="2" Value="0" Radix="0"/>
<TE Enable="1" Expression="TU2" Name="TE2" ID="1"/>
<TE Enable="1" Expression="TU3" Name="TE3" ID="2"/>
</Trigger>
</Dataset>
</Core>
<Project ModBy="Inserter" Name="C:/Users/testrong/Documents/Work/NewInstrCalBoard/2.FW/CPLD/CPLD1/debug.rvl" Date="2026-05-29">
<Core Name="RelayConTop_LA0">
<Setting>
<Capture SamplesPerTrig="2048" NumTrigsCap="1"/>
<Event EventCnt="0" CntEnableRun="0"/>
<TrigSetting PreTrgSamples="" AND_ALL="0" PostTrgSamples="" TURadix="0"/>
</Setting>
<Dataset Name="Base">
<Trace>
<Sig Name="i_rst_n"/>
<Sig Name="BUS_Con_1/err_flag"/>
<Sig Name="CPLD_Con_1/err_flag"/>
<Sig Name="CPLD_Reg_1/err_flag"/>
<Sig Name="CPLD_Con_1/i_con_exec"/>
<Bus Name="CPLD_Con_1/i_DC_Con1" Radix="0">
<Sig Name="CPLD_Con_1/i_DC_Con1:0"/>
<Sig Name="CPLD_Con_1/i_DC_Con1:1"/>
<Sig Name="CPLD_Con_1/i_DC_Con1:2"/>
<Sig Name="CPLD_Con_1/i_DC_Con1:3"/>
<Sig Name="CPLD_Con_1/i_DC_Con1:4"/>
<Sig Name="CPLD_Con_1/i_DC_Con1:5"/>
<Sig Name="CPLD_Con_1/i_DC_Con1:6"/>
<Sig Name="CPLD_Con_1/i_DC_Con1:7"/>
<Sig Name="CPLD_Con_1/i_DC_Con1:8"/>
<Sig Name="CPLD_Con_1/i_DC_Con1:9"/>
<Sig Name="CPLD_Con_1/i_DC_Con1:10"/>
<Sig Name="CPLD_Con_1/i_DC_Con1:11"/>
<Sig Name="CPLD_Con_1/i_DC_Con1:12"/>
<Sig Name="CPLD_Con_1/i_DC_Con1:13"/>
<Sig Name="CPLD_Con_1/i_DC_Con1:14"/>
<Sig Name="CPLD_Con_1/i_DC_Con1:15"/>
<Sig Name="CPLD_Con_1/i_DC_Con1:16"/>
<Sig Name="CPLD_Con_1/i_DC_Con1:17"/>
<Sig Name="CPLD_Con_1/i_DC_Con1:18"/>
<Sig Name="CPLD_Con_1/i_DC_Con1:19"/>
<Sig Name="CPLD_Con_1/i_DC_Con1:20"/>
<Sig Name="CPLD_Con_1/i_DC_Con1:21"/>
<Sig Name="CPLD_Con_1/i_DC_Con1:22"/>
<Sig Name="CPLD_Con_1/i_DC_Con1:23"/>
</Bus>
<Bus Name="o_RC_RLSel" Radix="0">
<Sig Name="o_RC_RLSel:0"/>
<Sig Name="o_RC_RLSel:1"/>
<Sig Name="o_RC_RLSel:2"/>
<Sig Name="o_RC_RLSel:3"/>
<Sig Name="o_RC_RLSel:4"/>
<Sig Name="o_RC_RLSel:5"/>
<Sig Name="o_RC_RLSel:6"/>
<Sig Name="o_RC_RLSel:7"/>
<Sig Name="o_RC_RLSel:8"/>
<Sig Name="o_RC_RLSel:9"/>
<Sig Name="o_RC_RLSel:10"/>
<Sig Name="o_RC_RLSel:11"/>
<Sig Name="o_RC_RLSel:12"/>
<Sig Name="o_RC_RLSel:13"/>
<Sig Name="o_RC_RLSel:14"/>
<Sig Name="o_RC_RLSel:15"/>
<Sig Name="o_RC_RLSel:16"/>
<Sig Name="o_RC_RLSel:17"/>
</Bus>
<Bus Name="o_PMU_OC_1" Radix="0">
<Sig Name="o_PMU_OC_1:0"/>
<Sig Name="o_PMU_OC_1:1"/>
<Sig Name="o_PMU_OC_1:2"/>
<Sig Name="o_PMU_OC_1:3"/>
<Sig Name="o_PMU_OC_1:4"/>
<Sig Name="o_PMU_OC_1:5"/>
<Sig Name="o_PMU_OC_1:6"/>
<Sig Name="o_PMU_OC_1:7"/>
<Sig Name="o_PMU_OC_1:8"/>
<Sig Name="o_PMU_OC_1:9"/>
<Sig Name="o_PMU_OC_1:10"/>
<Sig Name="o_PMU_OC_1:11"/>
<Sig Name="o_PMU_OC_1:12"/>
<Sig Name="o_PMU_OC_1:13"/>
<Sig Name="o_PMU_OC_1:14"/>
<Sig Name="o_PMU_OC_1:15"/>
<Sig Name="o_PMU_OC_1:16"/>
<Sig Name="o_PMU_OC_1:17"/>
<Sig Name="o_PMU_OC_1:18"/>
<Sig Name="o_PMU_OC_1:19"/>
<Sig Name="o_PMU_OC_1:20"/>
<Sig Name="o_PMU_OC_1:21"/>
<Sig Name="o_PMU_OC_1:22"/>
<Sig Name="o_PMU_OC_1:23"/>
<Sig Name="o_PMU_OC_1:24"/>
<Sig Name="o_PMU_OC_1:25"/>
<Sig Name="o_PMU_OC_1:26"/>
<Sig Name="o_PMU_OC_1:27"/>
<Sig Name="o_PMU_OC_1:28"/>
<Sig Name="o_PMU_OC_1:29"/>
<Sig Name="o_PMU_OC_1:30"/>
<Sig Name="o_PMU_OC_1:31"/>
</Bus>
<Bus Name="o_DMM_EN" Radix="0">
<Sig Name="o_DMM_EN:0"/>
<Sig Name="o_DMM_EN:1"/>
<Sig Name="o_DMM_EN:2"/>
<Sig Name="o_DMM_EN:3"/>
<Sig Name="o_DMM_EN:4"/>
<Sig Name="o_DMM_EN:5"/>
<Sig Name="o_DMM_EN:6"/>
<Sig Name="o_DMM_EN:7"/>
<Sig Name="o_DMM_EN:8"/>
<Sig Name="o_DMM_EN:9"/>
<Sig Name="o_DMM_EN:10"/>
<Sig Name="o_DMM_EN:11"/>
<Sig Name="o_DMM_EN:12"/>
<Sig Name="o_DMM_EN:13"/>
<Sig Name="o_DMM_EN:14"/>
<Sig Name="o_DMM_EN:15"/>
<Sig Name="o_DMM_EN:16"/>
<Sig Name="o_DMM_EN:17"/>
<Sig Name="o_DMM_EN:18"/>
</Bus>
</Trace>
<Trigger>
<TU Operator="7" Name="TU2" ID="1" Value="0" Radix="0"/>
<TU Operator="6" Name="TU3" ID="2" Value="0" Radix="0"/>
<TE Enable="1" Expression="TU2" Name="TE2" ID="1"/>
<TE Enable="1" Expression="TU3" Name="TE3" ID="2"/>
</Trigger>
</Dataset>
</Core>
</Project>
CPLD1/impl1/NewExtIns_CPLD1_impl1.bit
BIN
View File
Binary file not shown.
CPLD1/impl1/NewExtIns_CPLD1_impl1.jed
+3551 -3551
View File
File diff suppressed because it is too large Load Diff