Fix: CPLD3: Fix PMU4 AD5522 Reset Pin defination

Note: Add AD5522 Reset function to fix the unintended power-up state
This commit is contained in:
2026-06-16 16:50:40 +08:00
parent 8554c0aac3
commit 2431906630
7 changed files with 2437 additions and 2438 deletions
+7 -10
View File
@@ -1,7 +1,7 @@
<Project ModBy="Inserter" SigType="0" Name="C:/Users/testrong/Documents/Work/NewInstrCalBoard/2.FW/CPLD/CPLD3/debug.rvl" Date="2026-05-29">
<Project ModBy="Inserter" SigType="0" Name="C:/Users/testrong/Documents/Work/NewInstrCalBoard/2.FW/CPLD/CPLD3/debug.rvl" Date="2026-06-16">
<IP Version="1_6_042617"/>
<Design DesignEntry="Schematic/Verilog HDL" Synthesis="synplify" DeviceFamily="MachXO2" DesignName="NewExtIns_CPLD3"/>
<Core InsertDataset="0" Insert="1" Reveal_sig="695936675" Name="RelayConTop_LA0" ID="0">
<Core InsertDataset="0" Insert="1" Reveal_sig="698419671" Name="RelayConTop_LA0" ID="0">
<Setting>
<Clock SampleClk="i_sys_clk" SampleEnable="0" EnableClk="" EnableClk_Pri="0"/>
<TraceBuffer Implementation="0" BitTimeStamp="0" hasTimeStamp="0" IncTrigSig="0" BufferDepth="2048"/>
@@ -16,17 +16,14 @@
<Sig Type="SIG" Name="Bus_Con_3/err_flag"/>
<Sig Type="SIG" Name="CPLD_Con_3/err_flag"/>
<Sig Type="SIG" Name="CPLD_Reg_3/err_flag"/>
<Sig Type="SIG" Name="CPLD_Con_3/i_con_exec"/>
<Bus Name="o_PMU_RC">
<Sig Type="SIG" Name="o_PMU_RC:0"/>
<Sig Type="SIG" Name="o_PMU_RC:1"/>
<Sig Type="SIG" Name="o_PMU_RC:2"/>
<Sig Type="SIG" Name="o_PMU_RC:3"/>
</Bus>
<Sig Type="SIG" Name="o_PMU1_AD5522_Reset"/>
<Sig Type="SIG" Name="o_PMU2_AD5522_Reset"/>
<Sig Type="SIG" Name="o_PMU3_AD5522_Reset"/>
<Sig Type="SIG" Name="o_PMU4_AD5522_Reset"/>
</Trace>
<Trigger>
<TU Serialbits="0" Type="0" ID="1" Sig="i_rst_n,"/>
<TU Serialbits="0" Type="0" ID="2" Sig="CPLD_Con_3/i_con_exec,"/>
<TU Serialbits="0" Type="0" ID="2" Sig="con_exec,"/>
<TE MaxSequence="2" MaxEvnCnt="1" ID="1" Resource="0"/>
<TE MaxSequence="2" MaxEvnCnt="1" ID="2" Resource="0"/>
</Trigger>