yuysh/NewInstrCalBoard_CPLD
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases 2 Wiki Activity

Update gitignore again

Browse Source
This commit is contained in:
Jeremy Shen
2026-05-28 09:30:38 +08:00
parent 81e230066e
commit 0d6272e7c9
97 changed files with 180289 additions and 11 deletions
Download Patch File Download Diff File Expand all files Collapse all files
CPLD3/impl1/NewExtIns_CPLD3_impl1_map.hrr
+176
View File
@@ -0,0 +1,176 @@
---------------------------------------------------
Report for cell RelayConTop
Instance path: RelayConTop
Cell usage:
cell count Res Usage(%)
SLIC 746.00 100.0
IOLGC 9.00 100.0
LUT4 1154.00 100.0
DISTRAM 3.00 100.0
IOREG 9 100.0
IOBUF 14 100.0
PFUREG 1252 100.0
RIPPLE 58 100.0
EBR 24 100.0
SUB MODULES
cell count SLC Usage(%)
xo2chub 1 4.5
reveal_coretop 1 56.7
Reg_file_uniq_1 1 28.6
CPLD_Con_uniq_1 1 1.8
BUS_Con_uniq_1 1 8.3
---------------------------------------------------
Report for cell CPLD_Con_uniq_1
Instance path: RelayConTop/CPLD_Con_3
Cell usage:
cell count Res Usage(%)
SLIC 13.42 1.8
LUT4 34.00 2.9
PFUREG 15 1.2
---------------------------------------------------
Report for cell Reg_file_uniq_1
Instance path: RelayConTop/CPLD_Reg_3
Cell usage:
cell count Res Usage(%)
SLIC 213.53 28.6
LUT4 243.00 21.1
PFUREG 413 33.0
---------------------------------------------------
Report for cell BUS_Con_uniq_1
Instance path: RelayConTop/Bus_Con_3
Cell usage:
cell count Res Usage(%)
SLIC 61.75 8.3
LUT4 100.00 8.7
PFUREG 138 11.0
---------------------------------------------------
Report for cell reveal_coretop
Instance path: RelayConTop/RelayConTop_reveal_coretop_instance
Cell usage:
cell count Res Usage(%)
SLIC 423.22 56.7
LUT4 763.00 66.1
DISTRAM 2.00 66.7
PFUREG 634 50.6
RIPPLE 41 70.7
EBR 24 100.0
SUB MODULES
cell count SLC Usage(%)
relaycontop_la0 1 56.7
---------------------------------------------------
Report for cell relaycontop_la0
Instance path: RelayConTop/RelayConTop_reveal_coretop_instance/relaycontop_la0_inst_0
Cell usage:
cell count Res Usage(%)
SLIC 423.22 56.7
LUT4 763.00 66.1
DISTRAM 2.00 66.7
PFUREG 634 50.6
RIPPLE 41 70.7
EBR 24 100.0
SUB MODULES
cell count SLC Usage(%)
rvl_tm_Z3 1 26.6
rvl_jtag_int_104s_1s_0s_0s_7s_104s_104s 1 21.3
relaycontop_la0_trig 1 8.7
---------------------------------------------------
Report for cell relaycontop_la0_trig
Instance path: RelayConTop/RelayConTop_reveal_coretop_instance/relaycontop_la0_inst_0/trig_u
Cell usage:
cell count Res Usage(%)
SLIC 65.10 8.7
LUT4 118.00 10.2
DISTRAM 2.00 66.7
PFUREG 72 5.8
RIPPLE 9 15.5
SUB MODULES
cell count SLC Usage(%)
rvl_tu_1s_0s_0s_0s_1s 1 1.3
rvl_te_Z1 1 5.6
rvl_tcnt_1s_3s_1_0s 1 1.4
rvl_decode_1s_1s 1 0.3
---------------------------------------------------
Report for cell rvl_decode_1s_1s
Instance path: RelayConTop/RelayConTop_reveal_coretop_instance/relaycontop_la0_inst_0/trig_u/decode_u
Cell usage:
cell count Res Usage(%)
SLIC 2.23 0.3
LUT4 8.50 0.7
---------------------------------------------------
Report for cell rvl_tu_1s_0s_0s_0s_1s
Instance path: RelayConTop/RelayConTop_reveal_coretop_instance/relaycontop_la0_inst_0/trig_u/tu_0
Cell usage:
cell count Res Usage(%)
SLIC 9.62 1.3
LUT4 13.00 1.1
PFUREG 8 0.6
---------------------------------------------------
Report for cell rvl_te_Z1
Instance path: RelayConTop/RelayConTop_reveal_coretop_instance/relaycontop_la0_inst_0/trig_u/te_0
Cell usage:
cell count Res Usage(%)
SLIC 41.70 5.6
LUT4 65.50 5.7
DISTRAM 2.00 66.7
PFUREG 52 4.2
RIPPLE 9 15.5
SUB MODULES
cell count SLC Usage(%)
pmi_distributed_dpramXbnoner212pb07f9c9 1 0.3
---------------------------------------------------
Report for cell pmi_distributed_dpramXbnoner212pb07f9c9
Instance path: RelayConTop/RelayConTop_reveal_coretop_instance/relaycontop_la0_inst_0/trig_u/te_0/genblk1.te_tt_dist_ram
Cell usage:
cell count Res Usage(%)
SLIC 2.50 0.3
LUT4 1.00 0.1
DISTRAM 2.00 66.7
PFUREG 2 0.2
---------------------------------------------------
Report for cell rvl_tcnt_1s_3s_1_0s
Instance path: RelayConTop/RelayConTop_reveal_coretop_instance/relaycontop_la0_inst_0/trig_u/tcnt_0
Cell usage:
cell count Res Usage(%)
SLIC 10.32 1.4
LUT4 27.00 2.3
PFUREG 12 1.0
---------------------------------------------------
Report for cell rvl_jtag_int_104s_1s_0s_0s_7s_104s_104s
Instance path: RelayConTop/RelayConTop_reveal_coretop_instance/relaycontop_la0_inst_0/jtag_int_u
Cell usage:
cell count Res Usage(%)
SLIC 159.08 21.3
LUT4 373.50 32.4
PFUREG 229 18.3
RIPPLE 8 13.8
---------------------------------------------------
Report for cell rvl_tm_Z3
Instance path: RelayConTop/RelayConTop_reveal_coretop_instance/relaycontop_la0_inst_0/tm_u
Cell usage:
cell count Res Usage(%)
SLIC 198.58 26.6
LUT4 270.00 23.4
PFUREG 333 26.6
RIPPLE 24 41.4
EBR 24 100.0
SUB MODULES
cell count SLC Usage(%)
pmi_ram_dpXbnonesadr104112048104112048p13b9aa5b 1 3.6
---------------------------------------------------
Report for cell pmi_ram_dpXbnonesadr104112048104112048p13b9aa5b
Instance path: RelayConTop/RelayConTop_reveal_coretop_instance/relaycontop_la0_inst_0/tm_u/genblk4.tr_mem
Cell usage:
cell count Res Usage(%)
SLIC 26.50 3.6
LUT4 104.00 9.0
PFUREG 2 0.2
EBR 24 100.0
---------------------------------------------------
Report for cell xo2chub
Instance path: RelayConTop/xo2chub
Cell usage:
cell count Res Usage(%)
SLIC 33.50 4.5
LUT4 12.00 1.0
PFUREG 51 4.1
RIPPLE 17 29.3