yuysh/NewInstrCalBoard
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Add dc function (05-18)

Browse Source
This commit is contained in:
Jeremy Shen
2026-05-19 14:34:14 +08:00
parent c5df01f33d
commit 79d5a810dc
4 changed files with 196 additions and 100 deletions
Download Patch File Download Diff File Expand all files Collapse all files
2.FW/CPLD1/BUS_Con.v
-2
View File
@@ -152,8 +152,6 @@ module BUS_Con (
// --- 4. Register Control FSM --- // --- 4. Register Control FSM ---
always @(posedge i_sys_clk) begin always @(posedge i_sys_clk) begin
if (!i_rst_n) begin if (!i_rst_n) begin
state <= IDLE; state <= IDLE;
2.FW/CPLD1/CPLD_Con.v
+173 -97
View File
@@ -2,16 +2,35 @@ module CPLD_Con (
input i_sys_clk, input i_sys_clk,
input i_rst_n, input i_rst_n,
input i_con_exec, input i_con_exec,
// Freq Relay Control
input [23:0]i_freq_relay1, input [23:0]i_freq_relay1,
input [23:0]i_freq_relay2, input [23:0]i_freq_relay2,
input [23:0]i_freq_relay3, input [23:0]i_freq_relay3,
input [23:0]i_freq_relay4, input [23:0]i_freq_relay4,
output o_con_done,
// DC related Control
input [23:0]i_DC_Con1,
input [23:0]i_DC_Con2,
input [23:0]i_DC_Con3,
input [23:0]i_DC_Con4,
//Output RELAYs
output [3:0]o_OC_x01, output [3:0]o_OC_x01,
output [3:0]o_OC_x17, output [3:0]o_OC_x17,
output [18:0]o_DMM_EN, output [18:0]o_DMM_EN,
output o_IO_RC1, output o_IO_RC1,
output [4:0]o_RC_Tx, output [4:0]o_RC_Tx,
// DMM Mode Sel
output o_RC_VSel;
output o_RC_ISel;
// Output RLoad Sel
output [17:0]o_RC_RLSel;
// FLAGs
output o_con_done,
output o_err output o_err
); );
@@ -23,10 +42,16 @@ module CPLD_Con (
reg[4:0]RC_Tx; reg[4:0]RC_Tx;
reg io_RC; reg io_RC;
//Condition Tester
reg [15:0]en_t ;
reg freq_t;
reg dc_t;
//Flags //Flags
reg exec_flag; reg exec_flag;
reg err_flag; reg err_flag;
reg [3:0]slot_exec_flag; reg [3:0]freq_slot_flag;
reg [3:0]dc_slot_flag ;
reg done_flag; reg done_flag;
//Counter //Counter
@@ -46,15 +71,36 @@ module CPLD_Con (
end end
end end
//Function Identify
always @(posedge i_sys_clk) begin
if (i_rst_n == 1'b0) begin
en_t <= 'd0;
freq_t <= 'd0;
dc_t <= 'd0;
end
else begin
en_t <= (i_freq_relay1[0] + i_freq_relay2[0] + i_freq_relay3[0] + i_freq_relay4[0]) + (i_DC_Con1[0] +i_DC_Con2[0] +i_DC_Con3[0] +i_DC_Con4[0] );
freq_t <= i_freq_relay1[0] + i_freq_relay2[0] + i_freq_relay3[0] + i_freq_relay4[0];
dc_t <= i_DC_Con1[0] +i_DC_Con2[0] +i_DC_Con3[0] +i_DC_Con4[0];
end
end
// Main Controller Function
always @(posedge i_sys_clk) begin always @(posedge i_sys_clk) begin
if (i_rst_n == 1'b0) begin if (i_rst_n == 1'b0) begin
exec_flag <= 1'b0; exec_flag <= 1'b0;
err_flag <= 1'b0; err_flag <= 1'b0;
slot_exec_flag <= 'd0;
OC_x01 <= 'd0; freq_slot_flag <= 'd0;
OC_x17 <= 'd0; dc_slot_flag <= 'd0;
io_RC <= 'd0;
OC_x01 <= 'd0;
OC_x17 <= 'd0;
io_RC <= 'd0;
o_RC_VSel <='d0;
o_RC_ISel <='d0;
o_RC_RLSel <='d0;
done_flag <= 'd1; done_flag <= 'd1;
end end
else begin else begin
@@ -62,114 +108,144 @@ module CPLD_Con (
exec_flag <= 1'b1; exec_flag <= 1'b1;
done_flag <= 1'b0; done_flag <= 1'b0;
//To DO: More Sanity Check? //To DO: More Sanity Check?
if (i_freq_relay1[0] && i_freq_relay2[0] && i_freq_relay3[0] && i_freq_relay4[0]) begin if (en_t > 'd1) begin //Only ONE Enable bit should be set!
err_flag <= 1'b1; err_flag <= 1'b1;
end end
else begin else begin
slot_exec_flag[0] <= i_freq_relay1[0]; freq_slot_flag[0] <= i_freq_relay1[0];
slot_exec_flag[1] <= i_freq_relay2[0]; freq_slot_flag[1] <= i_freq_relay2[0];
slot_exec_flag[2] <= i_freq_relay3[0]; freq_slot_flag[2] <= i_freq_relay3[0];
slot_exec_flag[3] <= i_freq_relay4[0]; freq_slot_flag[3] <= i_freq_relay4[0];
RC_Tx <= i_freq_relay4[14:10];
RC_Tx <= i_freq_relay4[14:10]; //Special Relay for slot4
dc_slot_flag[0] <= i_DC_Con1[0];
dc_slot_flag[1] <= i_DC_Con2[0];
dc_slot_flag[2] <= i_DC_Con3[0];
dc_slot_flag[3] <= i_DC_Con4[0];
end end
end end
else if (exec_flag == 1'b1) begin else if (exec_flag == 1'b1) begin
io_RC <= i_freq_relay1[0] || i_freq_relay2[0] || i_freq_relay3[0] || i_freq_relay4[0]; if (freq_t == 1'b1) begin
case (slot_exec_flag) io_RC <= i_freq_relay1[0] || i_freq_relay2[0] || i_freq_relay3[0] || i_freq_relay4[0];
4'b0001: begin case (freq_slot_flag)
if (i_freq_relay1[9:1] < 9) begin 4'b0001: begin
OC_x01 <= 4'b0001; if (i_freq_relay1[9:1] < 9) begin
OC_x17 <= 'd0; OC_x01 <= 4'b0001;
DMM_en <= 19'b000_0000_0000_0000_0001; OC_x17 <= 'd0;
DMM_en <= 19'b000_0000_0000_0000_0001;
end
else if (i_freq_relay1[9:1] < 73) begin
DMM_en <= 19'b000_0000_0000_0000_0010;
OC_x01 <= 'd0;
OC_x17 <= 'd0;
end
else if (i_freq_relay1[9:1] < 137) begin
OC_x17 <= 4'b0001;
OC_x01 <= 'd0;
DMM_en <= 19'b000_0000_0000_0000_0100;
end
else begin
DMM_en <= 19'b000_0000_0000_0000_1000;
OC_x01 <= 'd0;
OC_x17 <= 'd0;
end
end end
else if (i_freq_relay1[9:1] < 73) begin 4'b0010: begin
DMM_en <= 19'b000_0000_0000_0000_0010; if (i_freq_relay2[9:1] < 9) begin
OC_x01 <= 'd0; OC_x01 <= 4'b0010;
OC_x17 <= 'd0; OC_x17 <= 'd0;
DMM_en <= 19'b000_0000_0000_0001_0000;
end
else if (i_freq_relay2[9:1] < 73) begin
DMM_en <= 19'b000_0000_0000_0010_0000;
OC_x01 <= 'd0;
OC_x17 <= 'd0;
end
else if (i_freq_relay2[9:1] < 137) begin
OC_x17 <= 4'b0010;
OC_x01 <= 'd0;
DMM_en <= 19'b000_0000_0000_0100_0000;
end
else begin
OC_x01 <= 'd0;
OC_x17 <= 'd0;
DMM_en <= 19'b000_0000_0000_1000_0000;
end
end end
else if (i_freq_relay1[9:1] < 137) begin 4'b0100: begin
OC_x17 <= 4'b0001; if (i_freq_relay3[9:1] < 9) begin
OC_x01 <= 'd0; OC_x01 <= 'b0100;
DMM_en <= 19'b000_0000_0000_0000_0100; OC_x17 <= 'd0;
DMM_en <= 19'b000_0000_0001_0000_0000;
end
else if ((i_freq_relay3[9:1] > 64)& (i_freq_relay3[9:1] < 73)) begin
OC_x01 <= 4'b0000;
OC_x17 <= 'd0;
DMM_en <= 19'b000_0000_0010_0000_0000;
end
else if (i_freq_relay3[9:1] < 137) begin
DMM_en <= 19'b000_0000_0100_0000_0000;
OC_x01 <= 'd0;
OC_x17 <= 'b0100;
end
else if (i_freq_relay3[9:1] < 201) begin
OC_x17 <= 4'd0;
OC_x01 <= 'd0;
DMM_en <= 16'b000_0000_1000_0000_0000;
end
end end
else begin 4'b1000: begin
DMM_en <= 19'b000_0000_0000_0000_1000; if (i_freq_relay4[9:1] < 9) begin
OC_x01 <= 'd0; OC_x01 <= 4'b1000;
OC_x17 <= 'd0; OC_x17 <= 'd0;
DMM_en <= 19'b000_0001_0000_0000_0000;
end
else if (i_freq_relay4[9:1] < 72) begin
DMM_en <= 19'b000_0010_0000_0000_0000;
OC_x01 <= 'd0;
OC_x17 <= 'd0;
end
else if (i_freq_relay4[9:1] < 137) begin
OC_x17 <= 4'b1000;
OC_x01 <= 'd0;
DMM_en <= 19'b000_0100_0000_0000_0000;
end
else begin
OC_x01 <= 'd0;
OC_x17 <= 'd0;
DMM_en <= 19'b000_1000_0000_0000_0000;
end
end end
end default: begin // You Should NOT be HERE
4'b0010: begin
if (i_freq_relay2[9:1] < 9) begin
OC_x01 <= 4'b0010;
OC_x17 <= 'd0;
DMM_en <= 19'b000_0000_0000_0001_0000;
end
else if (i_freq_relay2[9:1] < 73) begin
DMM_en <= 19'b000_0000_0000_0010_0000;
OC_x01 <= 'd0;
OC_x17 <= 'd0;
end
else if (i_freq_relay2[9:1] < 137) begin
OC_x17 <= 4'b0010;
OC_x01 <= 'd0;
DMM_en <= 19'b000_0000_0000_0100_0000;
end
else begin
OC_x01 <= 'd0;
OC_x17 <= 'd0;
DMM_en <= 19'b000_0000_0000_1000_0000;
end
end
4'b0100: begin
if (i_freq_relay3[9:1] < 9) begin
OC_x01 <= 'b0100;
OC_x17 <= 'd0;
DMM_en <= 19'b000_0000_0001_0000_0000;
end
else if ((i_freq_relay3[9:1] > 64)& (i_freq_relay3[9:1] < 73)) begin
OC_x01 <= 4'b0000; OC_x01 <= 4'b0000;
OC_x17 <= 'd0; OC_x17 <= 4'b0000;
DMM_en <= 19'b000_0000_0010_0000_0000; DMM_en <= 'd0;
end end
else if (i_freq_relay3[9:1] < 137) begin endcase
DMM_en <= 19'b000_0000_0100_0000_0000; end
OC_x01 <= 'd0; else if (dc_t == 1'b1) begin
OC_x17 <= 'b0100; case (dc_slot_flag)
4'b0001: begin
end end
else if (i_freq_relay3[9:1] < 201) begin 4'b0010: begin
OC_x17 <= 4'd0;
OC_x01 <= 'd0;
DMM_en <= 16'b000_0000_1000_0000_0000;
end end
end 4'b0100:begin
4'b1000: begin
if (i_freq_relay4[9:1] < 9) begin
OC_x01 <= 4'b1000;
OC_x17 <= 'd0;
DMM_en <= 19'b000_0001_0000_0000_0000;
end end
else if (i_freq_relay4[9:1] < 72) begin 4'b1000:begin
DMM_en <= 19'b000_0010_0000_0000_0000;
OC_x01 <= 'd0;
OC_x17 <= 'd0;
end end
else if (i_freq_relay4[9:1] < 137) begin default:begin // You Should NOT be HERE
OC_x17 <= 4'b1000; o_RC_VSel <='d0;
OC_x01 <= 'd0; o_RC_ISel <='d0;
DMM_en <= 19'b000_0100_0000_0000_0000; o_RC_RLSel <='d0;
end end
else begin endcase
OC_x01 <= 'd0; end
OC_x17 <= 'd0;
DMM_en <= 19'b000_1000_0000_0000_0000;
end
end
default: begin
OC_x01 <= 4'b0000;
OC_x17 <= 4'b0000;
DMM_en <= 'd0;
end
endcase
done_flag <= 1'b1; done_flag <= 1'b1;
end end
end end
2.FW/CPLD1/Reg_file.v
+13 -1
View File
@@ -18,10 +18,18 @@ module Reg_file (
output o_exec, output o_exec,
// Direct Register Outputs // Direct Register Outputs
//Freq Regs
output [23:0] o_freq1, output [23:0] o_freq1,
output [23:0] o_freq2, output [23:0] o_freq2,
output [23:0] o_freq3, output [23:0] o_freq3,
output [23:0] o_freq4 output [23:0] o_freq4,
//DC Regs
output [23:0] o_DC1,
output [23:0] o_DC2,
output [23:0] o_DC3,
output [23:0] o_DC4
); );
// --- Parameters --- // --- Parameters ---
@@ -163,5 +171,9 @@ module Reg_file (
assign o_freq2 = regtable[3]; assign o_freq2 = regtable[3];
assign o_freq3 = regtable[4]; assign o_freq3 = regtable[4];
assign o_freq4 = regtable[5]; assign o_freq4 = regtable[5];
assign o_DC1 = regtable[6];
assign o_DC2 = regtable[7];
assign o_DC3 = regtable[8];
assign o_DC4 = regtable[9];
endmodule endmodule
2.FW/CPLD1/RelayConTop.v
+10
View File
@@ -49,6 +49,12 @@ module RelayConTop (
wire [23:0]freq2_relay ; wire [23:0]freq2_relay ;
wire [23:0]freq3_relay ; wire [23:0]freq3_relay ;
wire [23:0]freq4_relay ; wire [23:0]freq4_relay ;
wire [23:0]DC_Con1 ;
wire [23:0]DC_Con2 ;
wire [23:0]DC_Con3 ;
wire [23:0]DC_Con4 ;
wire con_rvalid; wire con_rvalid;
wire con_done; wire con_done;
@@ -85,6 +91,10 @@ module RelayConTop (
.o_freq2(freq2_relay), //Freq_Slot2 .o_freq2(freq2_relay), //Freq_Slot2
.o_freq3(freq3_relay), //Freq_Slot3 .o_freq3(freq3_relay), //Freq_Slot3
.o_freq4(freq4_relay), //Freq_Slot4 .o_freq4(freq4_relay), //Freq_Slot4
.o_DC1(DC_Con1),
.o_DC2(DC_Con2),
.o_DC3(DC_Con3),
.o_DC4(DC_Con4),
.o_rvalid(con_rvalid), .o_rvalid(con_rvalid),
.o_rdata(r_data), .o_rdata(r_data),
.o_exec(con_exec), //Exec cmd .o_exec(con_exec), //Exec cmd